1996 Jul 25
19
Philips Semiconductors
Product specification
PRML Read Channel with PR4,
8/9 ENDEC, FWR Servo
P32P4911A
E
QUALIZATION
Q
UALITY
M
ONITOR
P
OINT
An equalization quality factor "Q" may be selected to be output on the ATO output pin by programming the ATOSEL bits
in the Power Down Register and should be used as a guide for selection of the appropriate value for km
2.
This signal is
derived by computing the absolute distance of the "real" and "canceled" zeros from the sampled data processor's system
ground which was established between the two zeros levels by the offset correction circuit. Then the asymmetry factor
(QASYM) is subtracted and the resulting signal is full wave rectified and low pass filtered using one of the four time
constants that may be programmed with the two QTC bits in the Control Operating Mode Register #2. The signal is then
buffered and differentially multiplexed to the ATO pin. The overall gain to the ATO pin is 4. The signal is referenced to
MAXREF/2.
The equalization quality factor can be held at the value present at sync byte detect by setting the FREZQ bit in the WP/LT
Register. The value will be held for approx. 10 ms and is NOT reset
.
The ATO output may also be externally filtered to
provide time constants that are appropriate for averaging over major portions of, or an entire sector. The capacitors on
externally added filters must be externally reset.
Time Base Generator Circuit Description
The time base generator (TBG) is a PLL based circuit, that provides a programmable reference frequency to the data
separator for constant density recording applications. This time base generator output frequency can be programmed
with a less than 1% accuracy via the M, N and DR Registers. The TBG output frequency, Fout, should be programmed
as close as possible to ((9/8) * NRZ Data Rate). The time base also supplies the timing reference for write
precompensation so that the precompensation tracks the reference time base period.
The time base generator requires an external passive loop filter to control its PLL locking characteristics. This filter is
fully-differential and balanced in order to reduce the effects of common mode noise.
In read, write and idle modes, the programmable time base generator is used to provide a stable reference frequency for
the data separator. In the write and idle modes, the Time Base Generator output, when selected by the Control Test
Mode Register, can be monitored at the TPB+ and TPB- test pins. In the read mode, the TBG output should not be
selected for output on the test pins so that the possibility of jitter in the data separator PLL is minimized.
Figure 8: Block Diagram of 5-Tap Equalizer
y
n
= k
m2
x
n
+ k
m1
x
n-1
+ x
n-2
+ k
m1
x
n-3
+ k
m2
x
n-4
need more boost
decrease km
need less boost
increase km
+1
+1
+1
+1
0
0
0V
0V
D
D
D
D
x
n
x
n-1
x
n-2
x
n-3
x
n-4
k
m2
k
m1
k
m1
k
m2
y
n
k
m1
coefficient adapts to force ’0’ samples to 0V
SM00026