參數(shù)資料
型號(hào): 82815EM
英文描述: Controller Miscellaneous - Datasheet Reference
中文描述: 控制器雜項(xiàng)-數(shù)據(jù)表參考
文件頁數(shù): 131/163頁
文件大?。?/td> 1049K
代理商: 82815EM
Intel
82815EM GMCH
R
Datasheet
131
4.9.3.
SDRAMT Register Programming
Several DRAM timing parameters are programmable in the GMCH2-M configuration registers. Table 18
summarizes the programmable parameters.
Table 17. Programmable SDRAM Timing Parameters
Parameter
DRAMT Bit
Values (SCLKs)
RAS# Precharge (SRP)
0
2,3
RAS# to CAS# Delay (SRCD)
1
2,3
CAS# Latency (CL)
2
2,3
DRAM Cycle Time (DCT)
4
Tras = 5,6
Trc = 7,8
These parameters are controlled via the DRAMT register. In order to support different device speed
grades, CAS# Latency, RAS# to CAS# Delay, and RAS# Precharge are all programmable as either two
or three SCLKs. To provide flexibility, these are each controlled by separate register bits. That is, the
GMCH2-M can support any combination of CAS# Latency, RAS# to CAS# Delay and RAS# Precharge.
4.9.4.
SDRAM Paging Policy
The GMCH2-M can maintain up to 4 active pages in any one row; however, the GMCH2-M does not
support active pages in more than 1 row at a time.
The DRAM page closing policy (DPCP) in the GMCH2-M configuration register (GMCHCFG) controls
the page closing policy of the. This bit controls whether the GMCH2-M will precharge bank or
precharge all during the service of a page miss. When this bit is set to 0, the GMCH2-M will prechange
bank during the service of a page miss. When this bit is set to 1, the GMCH2-M will prechange all during
the service of a page miss.
4.10.
Intel Dynamic Video Memory Technology (D.V.M.T.)
The internal graphics device on the GMCH2-M supports Intel Dynamic Video Memory Technology
(D.V.M.T.). Intel
D.V.M.T. dynamically responds to application requirements by allocating the proper
amount of display and texturing memory. For more details please refer to the document entitled, “Intel
810 chipset: Great Performance for Value PCs” available at: http://deverlolper.intel.com/design/
chipsets/ 810/810white.htm.
In addition to Intel
D.V.M.T., the GMCH2-M supports Display Cache (DC). The graphics engine of the
GMCH2-M uses DC for implementing rendering buffers (e.g., Z buffers). This rendering model requires
4 MB of display cache and allows graphics rendering (performed across the graphics display cache bus)
and texture MIP map access (performed across the system memory bus) simultaneously. In using Intel
D.V.M.T., all graphics rendering is implemented in system memory. The system memory bus is
arbitrated between texture MIP-map accesses and rendering functions.
相關(guān)PDF資料
PDF描述
82820 Interface IC
82830009 MOTOR 12VDC 2100RPM
82830010 MOTOR 24VDC 2100RPM
82830MP Intel 830MP Chipset: 82830MP Graphics and Memory Controller Hub (GMCH-M)
82840 Interface IC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
82-816-1000 功能描述:RF 連接器 ST Plug RG-108A 50 Ohm RoHS:否 制造商:Bomar Interconnect 產(chǎn)品:Connectors 射頻系列:BNC 型式:Jack (Female) 極性: 觸點(diǎn)電鍍:Gold 阻抗: 端接類型:Solder 主體類型:Straight Bulkhead 電纜類型:
82-81641 制造商:CHOMERICS (PARKER) 功能描述:
828168-1 制造商:TE Connectivity 功能描述:7P MT RV100 CONNECTOR
828168-2 功能描述:7P MT TAND BU STECK RoHS:是 類別:連接器,互連式 >> 矩形 - 自由懸掛,面板安裝 系列:AMPMODU RV 100 RoHS指令信息:5-643816-8 Statement of Compliance 3D 型號(hào):5-643816-8.pdf 標(biāo)準(zhǔn)包裝:500 系列:MTA-100 連接器類型:插座 觸點(diǎn)類型::母形插口 位置數(shù):28 間距:0.100"(2.54mm) 行數(shù):1 行間距:- 安裝類型:自由懸掛 緊固型:鎖銷滑道 電纜端接:IDC 導(dǎo)線類型:離散式或帶狀纜線 線規(guī):28 AWG 特點(diǎn):閉端,帶電極標(biāo)記 觸點(diǎn)表面涂層:錫 觸點(diǎn)涂層厚度:80µin(2.03µm) 顏色:綠 包裝:散裝 相關(guān)產(chǎn)品:A1998-ND - HEAD ASSEM TOOL FOR MTA-100 RECP
828169-1 功能描述:集管和線殼 2X7P MT TAND SOCKET CONNECTOR RoHS:否 產(chǎn)品種類:1.0MM Rectangular Connectors 產(chǎn)品類型:Headers - Pin Strip 系列:DF50 觸點(diǎn)類型:Pin (Male) 節(jié)距:1 mm 位置/觸點(diǎn)數(shù)量:16 排數(shù):1 安裝風(fēng)格:SMD/SMT 安裝角:Right 端接類型:Solder 外殼材料:Liquid Crystal Polymer (LCP) 觸點(diǎn)材料:Brass 觸點(diǎn)電鍍:Gold 制造商:Hirose Connector