參數(shù)資料
型號(hào): 82815EM
英文描述: Controller Miscellaneous - Datasheet Reference
中文描述: 控制器雜項(xiàng)-數(shù)據(jù)表參考
文件頁(yè)數(shù): 26/163頁(yè)
文件大?。?/td> 1049K
代理商: 82815EM
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)當(dāng)前第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)
Intel
82815EM GMCH
R
26
Datasheet
2.3.5.
AGP FRAME# Signals
Signal Name
Type
Description
GFRAME#
I/O
s/t/s
AGP
FRAME:
During PIPE# and SBA Operation:
Not used by AGP SBA and PIPE# operation.
During FRAME# Operation:
GFRAME# is an output when the GMCH2-M acts as
an initiator on the AGP Interface. GFRAME# is asserted by the GMCH2-M to
indicate the beginning and duration of an access. GFRAME# is an input when the
GMCH2-M acts as a FRAME# based AGP target. As a FRAME# based AGP target,
the GMCH2-M latches the C/BE[3:0]# and the AD[31:0] signals on the first clock
edge on which it samples FRAME# active.
GIRDY#
I/O
s/t/s
AGP
Initiator Ready:
During PIPE# and SBA Operation: Not used while enqueueing requests via AGP
SBA and PIPE#, but used during the data phase of PIPE# and SBA transactions.
GIRDY# indicates the AGP compliant master is ready to provide
all
write data for
the current transaction. Once IRDY# is asserted for a write operation, the master is
not allowed to insert wait states. The assertion of IRDY# for reads indicates that the
master is ready to transfer to a subsequent block (32 bytes) of read data. The
master is
never
allowed to insert a wait state during the initial data transfer (32
bytes) of a read transaction. However, it may insert wait states after each 32 byte
block is transferred. (There is no relationship between GFRAME# and GIRDY# for
AGP transactions.)
GTRDY#
I/O
s/t/s
AGP
Target Ready:
During PIPE# and SBA Operation: Not used while enqueueing requests via AGP
SBA and PIPE#, but used during the data phase of PIPE# and SBA transactions.
GTRDY# indicates the AGP compliant target is ready to provide read data for the
entire transaction (when the transfer size is less than or equal to 32 bytes). In write
case, it is ready to transfer the initial or subsequent block (32 bytes) of data when
the transfer size is greater than 32 bytes. The target is allowed to insert wait states
at the end of each block data transfer(32 bytes). Each 32-byte block is transferred
on both read and write transactions.
GSTOP#
I/O
s/t/s
AGP
Stop
:
During PIPE# and SBA Operation:This signal is not used for PIPE# or SBA
operation.
During FRAME# Operation: STOP# is an input when the GMCH2-M acts as a
FRAME# based AGP initiator and an output when the GMCH2-M acts as a
FRAME# based AGP target. STOP# is used for disconnect, retry, and abort
sequences on the AGP interface.
GDEVSEL#
I/O
s/t/s
AGP
Device Select:
During PIPE# and SBA Operation:This signal is not used during PIPE# or SBA
operation.
During FRAME# Operation: GDEVSEL#, when asserted, indicates that a FRAME#
based AGP target device has decoded its address as the target of the current
access. The GMCH2-M asserts GDEVSEL# based on the SDRAM address range
being accessed by a PCI initiator. As an input it indicates whether any device on the
bus has been selected.
GREQ#
I
AGP
Request
:
During SBA Operation: This signal is not used during SBA operation.
During PIPE# and FRAME# Operation: GREQ#, when asserted, indicates that a
FRAME# or PIPE# based AGP master is requesting use of the AGP interface.
相關(guān)PDF資料
PDF描述
82820 Interface IC
82830009 MOTOR 12VDC 2100RPM
82830010 MOTOR 24VDC 2100RPM
82830MP Intel 830MP Chipset: 82830MP Graphics and Memory Controller Hub (GMCH-M)
82840 Interface IC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
82-816-1000 功能描述:RF 連接器 ST Plug RG-108A 50 Ohm RoHS:否 制造商:Bomar Interconnect 產(chǎn)品:Connectors 射頻系列:BNC 型式:Jack (Female) 極性: 觸點(diǎn)電鍍:Gold 阻抗: 端接類型:Solder 主體類型:Straight Bulkhead 電纜類型:
82-81641 制造商:CHOMERICS (PARKER) 功能描述:
828168-1 制造商:TE Connectivity 功能描述:7P MT RV100 CONNECTOR
828168-2 功能描述:7P MT TAND BU STECK RoHS:是 類別:連接器,互連式 >> 矩形 - 自由懸掛,面板安裝 系列:AMPMODU RV 100 RoHS指令信息:5-643816-8 Statement of Compliance 3D 型號(hào):5-643816-8.pdf 標(biāo)準(zhǔn)包裝:500 系列:MTA-100 連接器類型:插座 觸點(diǎn)類型::母形插口 位置數(shù):28 間距:0.100"(2.54mm) 行數(shù):1 行間距:- 安裝類型:自由懸掛 緊固型:鎖銷滑道 電纜端接:IDC 導(dǎo)線類型:離散式或帶狀纜線 線規(guī):28 AWG 特點(diǎn):閉端,帶電極標(biāo)記 觸點(diǎn)表面涂層:錫 觸點(diǎn)涂層厚度:80µin(2.03µm) 顏色:綠 包裝:散裝 相關(guān)產(chǎn)品:A1998-ND - HEAD ASSEM TOOL FOR MTA-100 RECP
828169-1 功能描述:集管和線殼 2X7P MT TAND SOCKET CONNECTOR RoHS:否 產(chǎn)品種類:1.0MM Rectangular Connectors 產(chǎn)品類型:Headers - Pin Strip 系列:DF50 觸點(diǎn)類型:Pin (Male) 節(jié)距:1 mm 位置/觸點(diǎn)數(shù)量:16 排數(shù):1 安裝風(fēng)格:SMD/SMT 安裝角:Right 端接類型:Solder 外殼材料:Liquid Crystal Polymer (LCP) 觸點(diǎn)材料:Brass 觸點(diǎn)電鍍:Gold 制造商:Hirose Connector