![](http://datasheet.mmic.net.cn/290000/XPC801ZP25_datasheet_16187868/XPC801ZP25_19.png)
LIST OF ILLUSTRATIONS (Continued)
Figure
Number
Page
Number
Title
MOTOROLA
MPC801 USER’S MANUAL
xxi
8-1.
8-2.
8-3.
8-4.
8-5.
8-6.
8-7.
8-8.
Example of a Data Cache Load ............................................................8-4
Example of a Writeback Arbitration .......................................................8-5
Another Example of a Writeback Arbitration .........................................8-5
Example of a Private Writeback Bus Load ............................................8-6
Example of an External Load ................................................................8-7
Example of a Full History Buffer ............................................................8-8
Example of Branch Folding ...................................................................8-9
Example of Branch Prediction .............................................................8-10
9-1.
9-2.
Instruction Cache Organization .............................................................9-2
Cache Data Path Block Diagram ...........................................................9-3
10-1.
Data Cache Organization ....................................................................10-2
11-1.
11-2.
11-3.
Effective to Real Address Translation For 4K Pages ..........................11-3
Two Level Translation Table When MD_CTR(TWAM) = 1 .................11-5
Two Level Translation Table When MD_CTR(TWAM) = 0 .................11-6
12-1.
12-2.
12-3.
12-4.
12-5.
12-6.
12-7.
System Configuration and Protection Logic ........................................12-3
MPC801 Interrupt Structure ................................................................12-4
Interrupt Table Handling Example .......................................................12-9
RTC Block Diagram ...........................................................................12-12
Periodic Interrupt Timer Block Diagram ............................................12-12
Software Watchdog Timer Service State Diagram ............................12-14
Software Watchdog Timer Block Diagram ........................................12-15
13-1.
13-2.
13-3.
13-4.
13-5.
13-6.
13-7.
13-8.
13-9.
13-10.
Input Sample Window .........................................................................13-2
MPC801 Bus Signals ..........................................................................13-3
Basic Transfer Protocol .......................................................................13-8
Simplified Diagram of a Single Beat Read Cycle ................................13-9
Single Beat Read Cycle–Basic Timing–Zero Wait States .................13-10
Single Beat Read Cycle–Basic Timing–One Wait State ...................13-11
Simplified Flow Diagram of a Single Beat Write Cycle ......................13-12
Single Beat Write Cycle–Basic Timing–Zero Wait States .................13-13
Single Beat Write Cycle–Basic Timing–One Wait State ....................13-14
Single Beat–32-Bit Data–Write Cycle–16-Bit Port Size Basic
Timing ................................................................................................13-15
Simplified Flow Diagram Of A Burst Read Cycle ..............................13-17
13-11.