LIST OF ILLUSTRATIONS (Continued)
Figure
Number
Page
Number
Title
xxiv
MPC801
USER’S MANUAL
MOTOROLA
15-39.
15-40.
15-41.
15-42.
Burst Write Access To Page Mode DRAM (No LOOP) .....................15-47
Refresh Cycle (CBR) To Page Mode DRAM ....................................15-48
Exception Cycle ................................................................................15-49
Page Mode DRAM Burst Read Access
(Data Sampling on Falling Edge of CLKOUT) ...................................15-51
EDO Interface Connection ................................................................15-52
Single Beat Read Access To Page Mode DRAM With Extended
Data-Out ............................................................................................15-53
Single Beat Write Access To Page Mode DRAM With Extended
Data-Out ............................................................................................15-54
Burst Read Access To Page Mode DRAM With Extended
Data-Out ............................................................................................15-55
Burst Write Access To Page Mode DRAM With Extended
Data-Out ............................................................................................15-56
Refresh Cycle (CBR) To Page Mode DRAM With Extended
Data-Out ............................................................................................15-57
Exception Cycle For Page Mode DRAM With Extended
Data-Out ............................................................................................15-58
Synchronous External Master Basic Access (GPCM Controlled) .....15-62
Asynchronous External Master Basic Access (GPCM Controlled) ...15-63
Synchronous External Master–MPC801–DRAM Device
Typical Configuration ........................................................................15-64
Synchronous External Master–Burst Read Access To Page
Mode DRAM ......................................................................................15-65
Asynchronous External Master–MPC801–DRAM Device
Typical Configuration ........................................................................15-66
Asynchronous External Master–Read Access To Page Mode
DRAM ................................................................................................15-67
Blank Worksheet for a UPM ..............................................................15-85
15-43.
15-44.
15-45.
15-46.
15-47.
15-48.
15-49.
15-50.
15-51.
15-52.
15-53.
15-54.
15-55.
15-56.
16-1.
16-2.
16-3.
16-4.
16-5.
UART Block Diagram ..........................................................................16-1
SPI Block Diagram ............................................................................16-16
SPI Transfer Format with CP = 0 ......................................................16-21
SPI Transfer Format with CP = 1 ......................................................16-22
I
C Controller Block Diagram ............................................................16-27
2