![](http://datasheet.mmic.net.cn/290000/XPC801ZP25_datasheet_16187868/XPC801ZP25_204.png)
Memory Management Unit
MOTOROLA
MPC801 USER’S MANUAL
11-29
11
11.7 INTERRUPTS
11.7.1 Implementation Specific Instruction TLB Miss
The implementation specific instruction TLB miss interrupt occurs when MSR
IR
=1 and there
is an attempt to fetch an instruction from a page whose effective page number cannot be
translated by the instruction TLB. The software tablewalk code is responsible for loading the
translation information of the missed page from the translation table that resides in the
memory. Refer to
Section 11.8.1.1 Translation Reload Examples
for more information.
11.7.2 Implementation Specific Data TLB Miss
The implementation specific data TLB miss interrupt occurs when MSR
DR
=1 and there is
an attempt to access a page whose effective page number cannot be translated by the data
TLB. The software tablewalk code is responsible for loading the translation information of
the missed page from the translation table that resides in the memory. Refer to
Section
11.8.1.1 Translation Reload Examples
for more information.
11.7.3 Implementation Specific Instruction TLB Error
The implementation specific instruction TLB error interrupt occurs under the following
conditions:
The effective address cannot be translated. Either the segment or page valid bit of this
page is cleared in the translation table.
The fetch access violates storage protection.
The fetch access is to guarded storage and MSR
IR
=1.
The reason for invoking the instruction TLB error interrupt handler can be found in the
save/restore register 1. For bit assignments, refer to
Section 7.3.7.3.12 Implementation
Specific Instruction TLB Error Interrupt
. It is the software’s responsibility to invoke the
instruction storage interrupt handler.
11.7.4 Implementation Specific Data TLB Error
The implementation specific data TLB error interrupt occurs under one of the following
conditions:
The effective address of a
load
,
store
,
icbi
,
dcbz
,
dcbst
,
dcbf
, or
dcbi
instruction
cannot be translated. Either the segment or page valid bit of this page is cleared in the
translation table.
The access violates storage protection.
An attempt is made to write to a page with a negated change bit.