![](http://datasheet.mmic.net.cn/290000/XPC801ZP25_datasheet_16187868/XPC801ZP25_596.png)
Index
MOTOROLA
MPC801 USER’S MANUAL
Index-5
INDEX
I
I2ADD,
16-31
I2BRG,
16-31
I
2
C controller, 1-7
,
16-15
,
16-26
block diagram,
16-27
clocking and pin functions,
16-28
features,
16-27
memory map,
3-3
,
A-8
programming model,
16-30
transmission and reception process,
16-28
I2CER,
16-33
I2CMR,
16-34
I2COM,
16-31
I2CRD,
16-33
I2CSCL,
2-8
I2CSDA,
2-8
I2CTD,
16-32
I2MOD
16-30
I2MOD,
16-30
I-address,
18-9
IC_CST,
9-7
icbi,
7-5
ICR,
18-24
ICR_OR,
18-28
ICTRL,
18-8
,
18-20
IEEE 1149.1 test access port, 19-1
block diagram,
19-2
boundary scan bit definitions,
19-6
boundary scan register,
19-4
instruction register,
19-17
Motorola BSDL description,
19-19
nonscan chain operation,
19-19
restrictions,
19-19
signal pins,
19-1
TAP controller,
19-3
illegal and reserved instructions,
7-1
IMMR,
12-20
implementation dependent software emulation
interrupt,
7-12
implementation of JTAG,
19-17
implementation specific debug interrupt,
7-16
implementation specific instruction TLB error
interrupt,
7-13
implementation specific instruction TLB miss
interrupt,
7-13
implementation specific interrupt types,
6-10
infra-red interface,
16-4
initializing control registers,
6-24
instruction address comparators,
18-16
instruction address,
18-9
instruction cache
block diagram,
9-2
cache inhibit,
9-9
coherency,
9-11
commands,
9-7
data path block diagram,
9-3
disabling,
9-9
enabling,
9-10
features,
9-1
instruction fetch on a predicted path,
9-7
load & lock,
9-8
operation,
9-6
programming model,
9-4
reading,
9-10
restrictions,
9-11
special purpose control registers,
9-4
unlock all,
9-9
unlock line,
9-9
updating code and memory region attributes
sequence,
9-11
updating code and memory region
attributes,
9-11
writing,
9-11
instruction cache invalidate,
9-8
instruction decoding,
19-17
instruction execution timing, 8-1
examples,
8-4
instruction fetch show cycle,
18-8
instruction flow, 6-2
conceptual diagram,
6-3
instruction issue,
6-6
instruction MMU registers
access protection,
11-11
CAM entry read,
11-22
control,
11-10
effective page number,
11-15
RAM entry read register 0,
11-23
RAM entry read register 1,
11-24
real page number port,
11-17
tablewalk control,
11-16
instruction queue status,
18-3
instruction register,
19-17
instruction storage interrupt,
7-11
instruction timing,
6-29
instructions
branch,
8-1
cache control,
7-5
,
8-3
CR logical,
8-1
data cache control,
10-11
divide,
6-24
extest,
19-18
fixed-point arithmetic (divide),
8-2
fixed-point arithmetic (multiply),
8-2
fixed-point arithmetic,
8-2
fixed-point compare,
8-2
fixed-point load and store,
8-2
fixed-point load,
8-2
fixed-point logical,
8-2
fixed-point rotate and shift,
8-2
fixed-point store,
8-2