![](http://datasheet.mmic.net.cn/110000/GT-96100A_datasheet_3491740/GT-96100A_19.png)
GT-96100A Advanced Communication Controller
Revision 1.0
19
1.
OVERVIEW
The GT-96100A offers a single-chip solution for designers building communication systems using any high per-
formance 64-bit MIPS CPUs.
CPUs compatible with the GT-96100A include:
The RM5260, RM5270/1 and RM7000 from QED.
The RV4600 through RV5000 from IDT.
Other R5000 compatibles from various vendors.
The GT-96100A integrates a system controller with a communication unit that handles a wide range of serial
communication protocols, such as Ethernet, Fast Ethernet, and HDLC. Its architecture supports several system
implementations for different applications and cost/performance points. Also, it is possible to design a powerful
system with minimal glue logic, or add commodity logic (controlled by the GT-96100A) for differentiated sys-
tem architectures that attain higher performance.
The GT-96100A has a three or four bus architecture:
A 64-bit interface to the CPU bus (SysAD bus)
A 64-bit interface to the memory and device subsystem
Two independent 32-bit PCI interfaces or one 64-bit PCI interface
The three/four buses are de-coupled from each other in most accesses, enabling concurrent operation of the CPU
bus, PCI devices, and accesses to memory. For example, the GT-96100A can simultaneously support a CPU bus
writing to the on-chip write buffer, an IDMA agent moving data from SDRAM to its own buffers, and a PCI
device writing into an on-chip FIFO.
1.1
Communication Unit Description
The heart of the GT-96100A device is a high-performance WAN communications unit.
This unit includes:
Eight multi-protocol serial controllers.
Four FlexTDM time slot assigners.
Two perfect filtering 10/100 Ethernet controllers.
Twenty SDMA channels.
The GT-96100A can directly support several WAN interfaces including Basic Rate ISDN (two channels), frame
relay, non channelized T1/E1/T3, xDSL (HDSL, VDSL etc.), HSSI, and others.
1.1.1
Multi-protocol Serial Controllers
The eight multi-protocol serial controllers (MPSCs) integrated onto the GT-96100A support UART, HDLC,
BISYNC, and transparent protocols. The MPSCs are implemented in the hardware. Hardware implementation
allows for superior performance when compared to microcoded implementations.