GT-96100A Advanced Communication Controller
364
Revision 1.0
Table 346: MPSCx Protocol Configuration Register (MPCRx) for UART Mode, Offset: 0x000A08,
0x008A08, 0x010A08, 0x018A08, 0x020A08, 0x028A08, 0x030A08, 0x038A08
(where x is the port number 0 to 7)
Bits
Field
Name
Fun ction
Initial
Value
5:0
Reserved.
0
6
DRT
Disable Rx on Tx. When DRT is set to ‘1’ the Rx path is closed during Tx.
This is useful in multidrop configurations when a user doesn’t want to
receive its own frames
0
7
ISO
Isochronous Mode
0 - Asynchronous Mode. Start and stop bits are expected. RENC in the
MMCRx should be programmed to NRZ and RCDV should be programmed
to x8, x16 or x32 mode. (x16 is recommended for most applications).
1 - Isochronous Mode. The receive bit stream is assumed to be synchro-
nous to the receive clock. RCDV should be programmed to x1 mode.
0
8
RZS
Receive Zero Stop Bit
0 - Normal Mode. At least one stop bit is expected.
1 - Zero Stop Bit. The receiver continues reception when a stop bit is miss-
ing. If a ‘0’ is received when stop bit is expected, this bit is considered a
start bit. The FE (Framing Error) bit is set and the next bit to be received is
considered to be data.
0
9
FRZ
Freeze Tx
0 - Restart Tx after freeze (normal operation). Transmission continues from
the place it stopped.
1 - Freeze Tx at the end of the current character.
0
11:10
UM
UART Mode
00 - Normal Mode. Multidrop is disabled and IDLE line wake up is selected.
A UART receiver wakes up after entering hunt mode upon receiving an
IDLE character (all one character).
01 - Multi Drop Mode. In multidrop mode, there is an additional Address/
Data bit in each character. Upon receiving an address character, the UART
receiver compares it to two 8-bit addresses stored in it’s channel registers.
If a match occurs, the receiver transfers the address and the following char-
acters into a new buffer. If there is a no match, the character is discarded
and the receiver is set to the hunt mode. If none of the addresses is valid (V
bit in both address register is set to ‘0’), there is always a match and all the
characters are transferred into the DRAM. Addresses are always be placed
in a new buffer (Regardless of the V bit). The receiver receives characters
until a new address is received, an abort character is received, an enter
hunt command is issued, or until max idle counter expiration. Upon max
idle counter expiration, the receiver is set to the hunt mode.
10 - Reserved.
11 - Reserved.
0