![](http://datasheet.mmic.net.cn/110000/GT-96100A_datasheet_3491740/GT-96100A_391.png)
GT-96100A Advanced Communication Controller
Revision 1.0
391
NOTE: The C/I channel messages are 4 bits wide. The message must be duplicated to create an 8-bit word,
which is written to the 8-bit ATB register.
When the transmit FlexTDM loses synchronization (i.e. when the SYNC signal is asserted not where expected),
the auxiliary channel B transmitter flushes its shift register and stop its transmit process. The transmit process
restarts when the FlexTDM regains synchronization.
The auxiliary channel B receiver generates an interrupt after it loads into ARB register a new C/I command. A
new command is recognized when it is different from the previous loaded command. The channel receiver sets
the V bit whenever it loads data into the ARB register. The CPU clears the V bit when it reads ARB.
When the receive FlexTDM loses synchronization, the auxiliary channel B receiver flushes its shift register and
stops its receive process. The receive process restarts when the FlexTDM regains synchronization. The ARB
contents are not affected by synchronization lost.
NOTES:The GT-96100A sets the V bit whenever it loads data, even if no new command was received. However,
the GT-96100A interrupts the CPU only when new command was received.
When the FlexTDM loses synchronization (i.e., when SYNC is not asserted where expected), the V bit
is cleared, even if new data has been loaded into ATB register. This prevents the new data from being
transmitted. The driver software must rewrite the data to the ATB register when there is loss of synchro-
nization (Loss of synchronization can be recognized using an interrupt or by polling).
15.10 IOM Programing
mode is selected, the programming recommendations must be followed for the appropriate collision resolution
process.
NOTE: In these tables, B channels mask bits are set to ‘1’. However, the CPU must complete layer-2 negotia-
tions before granting a MPSC access to one of the B channels.
Table 359: IOM-1 Programming
En try
Numb er
L
RPT
STRB
B
CH
MASK
Comments
0
00
xx
1
00000
11111111
B channel 0 to MPSC0 (1 byte).
1
0
00
xx
1
00001
11111111
B channel 1 to MPSC1 (1 byte).
2
0
00
xx
1
11110
11111111
Monitor to AUXA (1 byte).
3
0
01
xx
0
00010
00000110
D channel to MPSC2 (2 bits).
NOTE: The MASK setting for D
channel data.
4
0
11
xx
0
11111
00000010
C/I to AUXB (4 bits).