SBI Bus Serializer ASSP Telecom Standard Product Data Sheet
Released
Proprietary and Confidential to PMC-Sierra, Inc., and for its customers’ internal use.
Document No.: PMC-2000168, Issue 5
120
PRC1_EXPE
The PRC1_EXPE interrupt enable bit is an active high interrupt enable. When
PRC1_EXPE is set to a logic 1, an interrupt will be asserted on the INTB output when the
PRC1_EXP_INT bit in register 011H is set high and the SBSE and INTE bits in register
016H are set high. When PRC1_EXPE is set to a logic 0, The PRC1_EXP_INT bit will not
cause an interrupt.
PRC1_EXTRAE
The PRC1_EXTRAE interrupt enable bit is an active high interrupt enable. When
PRC1_EXTRAE is set to a logic 1, an interrupt will be asserted on the INTB output when
the PRC1_EXTRA_INT bit in register 011H is set high and the SBSE and INTE bits in
register 016H are set high. When PRC1_EXTRAE is set to a logic 0, The
PRC1_EXTRA_INT bit will not cause an interrupt.
PRC1_MISSE
The PRC1_MISSE interrupt enable bit is an active high interrupt enable. When
PRC1_MISSE is set to a logic 1, an interrupt will be asserted on the INTB output when the
PRC1_MISS_INT bit in register 011H is set high and the SBSE and INTE bits in register
016H are set high. When PRC1_MISSE is set to a logic 0, The PRC1_MISS_INT bit will
not cause an interrupt.
ICMPE
The ICMPE interrupt enable bit is an active high interrupt enable. When ICMPE is set to a
logic 1, an interrupt will be asserted on the INTB output when the ICMP_INT bit in register
011H is set high and the SBSE and INTE bits in register 016H are set high. When ICMPE
is set to a logic 0, The ICMP_INT bit will not cause an interrupt.
OCMPE
The OCMPE interrupt enable bit is an active high interrupt enable. When OCMPE is set to
a logic 1, an interrupt will be asserted on the INTB output when the OCMP_INT bit in
register 011H is set high and the SBSE and INTE bits in register 016H are set high. When
OCMPE is set to a logic 0, The OCMP_INT bit will not cause an interrupt.
OCOLE[4:1]
The outgoing collision detect interrupt enable bits (OCOLE[4:1] are active high interrupt
enables. When OCOLE[x] is set to a logic 1 and the SBSE and INTE bits in register 016H
are set high, the occurrence of a collision detection on the associated outgoing bus will
cause an interrupt to be asserted on the INTB output. When OCOLE[x] is set to a logic 0,
outgoing collision detection will not cause an interrupt.