SBI Bus Serializer ASSP Telecom Standard Product Data Sheet
Released
Proprietary and Confidential to PMC-Sierra, Inc., and for its customers’ internal use.
Document No.: PMC-2000168, Issue 5
61
S
1
A21
B1
B5
B9
B13
B17
B21
C1
C5
C9
C13
C17
C21
D1
D5
D9
D13
D17
D21
S
2
A22
B2
B6
B10
B14
B18
B22
C2
C6
C10
C14
C18
C22
D2
D6
D10
D14
D18
D22
S
3
A23
B3
B7
B11
B15
B19
B23
C3
C7
C11
C15
C19
C23
D3
D7
D11
D15
D19
D23
S
4
A24
B4
B8
B12
B16
B20
B24
C4
C8
C12
C16
C20
C24
D4
D8
D12
D16
D20
D24
SF
ESF
P
1
P
0
00
01
01
01
01
01
01
10
10
10
10
10
10
11
11
11
11
11
11
F
S3
F4
S4
F5
S5
F6
S6
F1
S1
F2
S2
F3
S3
F4
S4
F5
S5
F6
S6
F
C2
M4
F2
M5
C3
M6
F3
M7
C4
M8
F4
M9
C5
M10
F5
M11
C6
M12
F6
T1 tributary asynchronous timing is compensated via the V3 octet as described in section
10.1.2. T1 tributary link rate adjustments are optionally passed across the SBI via the V4 octet
as described in section 10.1.3. T1 tributary alarm conditions are optionally passed across the
SBI bus via the link rate octet in the V4 location as described in section 10.1.3 and 10.1.4.
The SBI bus allows for a synchronous T1 mode of operation. In this mode the T1 tributary
mapping is fixed to that shown in Table 8 and rate justifications are not possible using the V3
octet. The clock rate information within the link rate octet in the V4 location is not used in
synchronous mode.
10.1.6
E1 Tributary Mapping
Table 10 shows the format for mapping 63 E1s within the SPE octets. The timeslots and framing
bits within each E1 are easily located within this mapping for channelized E1 applications. It is
acceptable for the framing bits to not carry valid framing information on the Add Bus since the
physical layer device will provide this information. Unframed E1s use the exact same format for
mapping 63 E1s into the SBI except that the E1 tributaries need not align with the timeslot
locations associated with channelized E1 applications. The V1, V2 and V4 octets are not used to
carry E1 data and are either reserved used for control information across the interface. When
enabled, the V4 octet carries clock phase information across the SBI. The V1 and V2 octets are
unused and should be ignored by devices listening to the SBI bus. The V5 and R octets do not
carry any information and are fixed to a zero value. The V3 octet carries an E1 data octet but
only during rate adjustments as indicated by the V5 indicator signals, IV5 and OV5, and
payload signals, IPL and OPL. The PP octets carry channel associated signaling phase
information and E1 frame alignment. TS#0 through TS#31 make up the E1 channel.