SBI Bus Serializer ASSP Telecom Standard Product Data Sheet
Released
Proprietary and Confidential to PMC-Sierra, Inc., and for its customers’ internal use.
Document No.: PMC-2000168, Issue 5
279
OFAV
The out-of-frame-alignment status bit (OFAV) reports the state of the frame alignment
block. OFAV is set high when the frame alignment block is in the out-of-frame-alignment
state. OFAV is set low when the frame alignment block is in the in-frame-alignment state.
OCAE
The out-of-character-alignment interrupt enable bit (OCAE) controls the change of
character alignment state interrupts. Interrupts may be generated when the character
alignment block changes state to the out-of-character-alignment state or to the in-character-
alignment state. When OCAE is set high, an interrupt is generated when a change of state
occurs. Interrupts due to changes of character alignment state are masked when OCAE is
set low.
OFAE
The out-of-frame-alignment interrupt enable bit (OFAE) controls the change of frame
alignment state interrupts. Interrupts may be generated when the frame alignment block
changes state to the out-of-frame-alignment state or to the in-frame-alignment state. When
OFAE is set high, an interrupt is generated when a change of state occurs. Interrupts due to
changes of frame alignment state are masked when OFAE is set low.
LCVE
The line code violation interrupt enable bit (LCVE) controls the line code violation event
interrupts. Interrupts may be generated when a line code violation is detected. When
LCVE is set high, an interrupt is generated when an LCV is detected. Interrupts due of
LCVs are masked when LCVE is set low.
FUOE
The FIFO underrun/overrun status interrupt enable (FUOE) controls the underrun/overrun
event interrupts. Interrupts may be generated when the underrun/overrun event is detected.
When FUOE is set high, an interrupt is generated when a FIFO underrun or overrun
condition is detected. Interrupts due to FIFO underrun of overrun conditions are masked
when FUOE is set low.
RX_INV
The recive incoming data invert bit (RX_INV) controls the active polarity of the parallel
incoming data stream. When RX_INV is set high, the data is complemented before further
processing by the SBSLITE. When RX_INV is set low, the data is not complemented.