
Data Sheet
July 2000
DSP16210 Digital Signal Processor
Lucent Technologies Inc.
DRAFT COPY
127
DSP16210 Boot Routines
(continued)
Commands
Table 81 is a summary of the 8-bit PHIF16 command codes and their associated boot routines. Boot routines that
use external memory first configure the
mwait
register as shown in the table. Boot routines that use the PHIF16
port configure the port as shown in the table.
Table 81. Command Encoding for Boot Routines
Command
Code
Setting
Download
From
mwait
Function/Download
Download
To
Configuration
PHIF16
Mode
MIOU0
DMA
Block
External
Bus
—
Logical
Transfer
—
PODS/
PDS
—
Byte-
Swapping
—
0x18
0x58
0x98
0x19
0x59
0x99
0xD9
0x1B
0x5B
0x9B
0xDB
0x01
0x02
0x03
0x06
0x07
0x08
0x09
0x0A
0x0B
0x0C
0x0D
0x0E
0x16
0x17
0x1C
0x1D
0x0F
0x10
0x11
0x0030
ERAMHI
§
ERAMLO
§
ERAMLO
§
IO
§
DPRAM
(60K)
—
—
0x0111
0x0222
0x0444
0x0FFF
0x0111
0x0222
0x0444
0x0FFF
—
EROM
§
PHIF16
DPRAM
(60K)
8-bit
8-bit
Motorola
active-low
active-high
active-low
active-low
active-high
active-low
active-low
active-high
active-low
active-low
active-high
active-low
active-low
active-high
active-low
active-high
active-low
active-high
active-low
—
1 word
Intel
Motorola
8-bit
16-bit
No
Intel
Motorola
16-bit
16-bit
No
Intel
Motorola
No
64 words
Intel
Motorola
Yes
1 word
Motorola
Yes
64 words
Motorola
No
512 words
Intel
The boot routine configures the PHIF16 by writing to the
PHIFC
register. Specifically, the external bus configuration, logical transfer size, and
byte swapping are controlled by the PMODE and PCFIG fields, the mode is controlled by the PSTROBE field, and the PODS/PDS active-
low/high configuration is controlled by the PSTRB field. After the download is complete, the boot routine returns the PHIF16 to its initial state
(configures it for Intelmode with an 8-bit external bus and 8-bit logical transfers).
This is the size of each input DMA transfer that the boot routine directs the MIOU0 to perform without core intervention. MIOU0 performs
input DMA from the PHIF16 block. The boot routine configures the input block size by programming the
ILEN0
register.
§ The first 60 Kword locations of the segment are copied into the DPRAM.