參數(shù)資料
型號(hào): DSP16210
英文描述: TVS 400W 6.5V UNIDIRECT SMA
中文描述: DSP16210數(shù)字信號(hào)處理器
文件頁(yè)數(shù): 46/173頁(yè)
文件大?。?/td> 2621K
代理商: DSP16210
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)當(dāng)前第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)
Data Sheet
July 2000
DSP16210 Digital Signal Processor
46
DRAFT COPY
Lucent Technologies Inc.
Hardware Architecture
(continued)
Modular I/O Units (MIOUs)
(continued)
Length Counters and MIOU Interrupts
ILEN
0,1
is the input length counter register that contains a 12-bit two’s complement number. It
contains an initial
value of –1 following reset or execution of a RESET
0,1
command. Execution of an ILEN
0,1
_UP command
adds the command’s parameter value to
ILEN
0,1
and causes MIOU
0,1
to begin input processing. MIOU
0,1
decrements
ILEN
0,1
each time it transfers an input sample from the peripheral to the IORAM
0,1
. The input
buffer full interrupt MIBF
0,1
is asserted when
ILEN
0,1
makes a transition from 0 to –1. This provides a means
of input flow control (see
DMA Input Flow Control
for more information). After MIBF
0,1
is asserted, MIOU
0,1
continues input processing and continues to decrement
ILEN
0,1
so that core and MIOU
0,1
processing is con-
current. The software must ensure that the content of
ILEN
0,1
is within the range +1024 to –1023. If
ILEN
0,1
exceeds this range, MIBF
0,1
is not valid, the MIOU
0,1
operation is undefined, and the software must execute a
RESET
0,1
command.
OLEN
0,1
is the output length counter register that contains an 11-bit unsigned number. It
contains an initial
value of 0 following reset or execution of a RESET
0,1
command. Execution of an OLEN
0,1
_UP command
adds the command’s parameter value to
OLEN
0,1
. If an initial ILEN
0,1
_UP command
1
has been previously
executed, the execution of OLEN
0,1
_UP causes MIOU
0,1
to begin output processing. If an initial
ILEN
0,1
_UP command has not been previously executed, then MIOU
0,1
does not begin output processing
until an ILEN
0,1
_UP command is issued. MIOU
0,1
decrements
OLEN
0,1
each time it transfers an output
sample from the IORAM
0,1
to the peripheral. The output buffer empty interrupt MOBE
0,1
is asserted and
MIOU
0,1
stops output processing when
OLEN
0,1
reaches 0. This provides a means of output flow control
(see
DMA Output Flow Control
for more information). The software must ensure that the contents of
OLEN
0,1
does not exceed 1024. If
OLEN
0,1
exceeds 1024, the MIOU
0,1
operation is undefined and the software must
execute a RESET
0,1
command.
Table 20
summarizes the MIOU interrupts MIBF
0,1
and MOBE
0,1
.
Table 20. MIOU Interrupts
Interrupt
MIBF
0,1
DMA Input Flow Control
Prior to configuring the MIOU input control registers (
miwp
0,1
, IBAS
0,1
, and ILIM
0,1
), the user’s software
must execute the RESET
0,1
command. This ensures that MIOU
0,1
peripheral service operations do not dis-
turb the register configuration. The software then executes an ILEN
0,1
_UP command to begin input operations.
The core and MIOU
0,1
cooperate to manage the input flow by updating
ILEN
0,1
. Typically, software initializes
ILEN
0,1
with the logical buffer size (number of samples), L1, of the first input transaction. When MIBF
0,1
is
asserted, software processes the first logical buffer (using L1) and issues an ILEN
0,1
_UP command with a
parameter equal to the number of samples in the next logical buffer (L2). MIOU
0,1
and core processing are con-
current, so the MIOU
0,1
fills the new buffer while the first buffer is processed by the core.
1. The initial ILEN
0,1
_UP command after reset activates MIOU
0,1
and its attached peripheral.
Condition to Assert
ILEN
0,1
decrements below zero.
Condition to Clear
Software issues ILEN
0,1
_UP command resulting in
ILEN
0,1
0.
Software issues a RESET
0,1
command. Pin is reset.
Software issues OLEN
0,1
_UP command resulting in
OLEN
0,1
> 0.
MOBE
0,1
OLEN
0,1
decrements to zero.
Software issues a RESET
0,1
command.
Pin reset.
相關(guān)PDF資料
PDF描述
DSP1627 TVS 400W 6.5V BIDIRECT SMA
DSP1629 TVS 400W 64V UNIDIRECT SMA
DSP16410C TVS 400W 7.0V UNIDIRECT SMA
DSP16410 16-bit fixed point DSP with Flash
DSP25-16AR Phase-leg Rectifier Diode
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DSP1627 制造商:AGERE 制造商全稱:AGERE 功能描述:DSP1627 Digital Signal Processor
DSP1627F32K10IR 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|QFP|100PIN|PLASTIC
DSP1627F32K10IT 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|QFP|100PIN|PLASTIC
DSP1627F32K11I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor
DSP1627F32K11IR 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|QFP|100PIN|PLASTIC