- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377000 > DSP16210 TVS 400W 6.5V UNIDIRECT SMA PDF資料下載
參數(shù)資料
| 型號(hào)： | DSP16210 |
| 英文描述： | TVS 400W 6.5V UNIDIRECT SMA |
| 中文描述： | DSP16210數(shù)字信號(hào)處理器 |
| 文件頁(yè)數(shù)： | 58/173頁(yè) |
| 文件大?。?/td> | 2621K |
| 代理商： | DSP16210 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)當(dāng)前第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)
Data Sheet
July 2000
DSP16210 Digital Signal Processor
58
DRAFT COPY
Lucent Technologies Inc.
Hardware Architecture
(continued)
Clock Synthesis
(continued)
The clock switch module (the SYNC MUX blocks
shown in
Figure 19 on page 57
) selects the clock
source synchronously for glitch-free operation. Poten-
tial clock sources are first synchronized to the current
CLK before being prioritized and acted upon by the
clock switch module.
Phase-Lock Loop (PLL) Operation
Because
pllc
is cleared on reset, the PLL is initially
deselected and powered down. For the PLL to oper-
ate, the following is required:
1. A clock must be applied to the CKI input pin, the
input to the PLL.
2. The program must enable (power up) the PLL by set-
ting the PLLEN bit (
pllc
bit 15). (Clearing PLLEN
disables (powers down) the PLL.) The program
must not select the PLL, i.e., must not set the
PLLSEL bit (
pllc
bit 14), until the LOCK flag is set as
described later in this section. The programming of
the remaining bits of
pllc
and the frequency of CKI
determine the frequency of the PLL output.
Phase-Lock Loop (PLL) Operating Frequency
The frequency of the PLL output clock (f
PLL
) is deter-
mined by the values loaded into the 3-bit N divider and
the 5-bit M divider as follows:
f
PLL
= f
CKI
×
M/2N
where 2
≤
M
≤
24 and 1
≤
N
≤
8. The maximum allow-
able M/N ratio is 12. If the PLL is selected as the clock
source, the frequency of the internal clock (CLK) is:
f
CLK
=
f
PLL
= f
CKI
×
M/2N
The following requirements apply to the f
PLL
:
I
f
PLL
≥
f
CKI
.
I
f
PLL
must fall within the range defined in
Table 87 on
page 139
. (f
CLK
must not exceed the maximum
instruction rate defined in
Table 83 on page 133
).
After choosing f
PLL
and f
CKI
, choose the lowest value for
N and the appropriate value of M to obtain the desired
frequency. Program M and N into the Mbits[4:0] and
Nbits[2:0] fields (
pllc
[4:0] and
pllc
[7:5]) as follows:
Mbits[4:0] = M – 2
if (N==1)
Nbits[2:0] = 0x7
else
Nbits[2:0] = N – 2
The results of these formulas are summarized in
Table 29
:
Table 29. pllc Field Values Nbits[2:0] and Mbits[2:0]
N
Nbits[2:0]
1
7
111
2
0
000
3
1
001
4
2
010
5
3
011
6
4
100
7
5
101
8
6
110
Program the loop filter field LF[3:0] (
pllc
[11:8]) accord-
ing to
Table 88 on page 139
.
Phase-Lock Loop (PLL) Locking
Before selecting the PLL as the clock source, the pro-
gram must ensure that the PLL has stabilized and
locked to the programmed frequency. The DSP16210
indicates that the PLL has locked by setting the LOCK
flag (see
Table 37 on page 85
and
alf
register bit 6 in
Table 42 on page 91
). Once the program has checked
that the LOCK flag is set, it can then safely set PLLSEL
(
pllc
bit 14) to switch sources from f
CKI
to f
PLL
without
glitching. If LOCK is cleared, the PLL output is unsta-
ble. Every time the program writes
pllc
, the LOCK flag
is cleared. The LOCK flag status is tested by condi-
tional instructions that have the qualifier
if lock
, e.g.,
if lock goto pll_select
. The typical lock-in time is
specified in
Table 88 on page 139
.
Before removing the clock from the clock input pin
(CKI), the program must first deselect and power down
the PLL (PLLSEL = 0 and PLLEN = 0). Otherwise, the
LOCK flag is not cleared, and when the input clock is
reapplied it cannot be determined when the PLL has
stabilized.
M
2
3
4
5
6
Mbits[4:0]
0
1
2
3
4
00000
00001
00010
00011
00100
24
22
10110
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DSP1627 | TVS 400W 6.5V BIDIRECT SMA |
| DSP1629 | TVS 400W 64V UNIDIRECT SMA |
| DSP16410C | TVS 400W 7.0V UNIDIRECT SMA |
| DSP16410 | 16-bit fixed point DSP with Flash |
| DSP25-16AR | Phase-leg Rectifier Diode |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DSP1627 | 制造商:AGERE 制造商全稱:AGERE 功能描述:DSP1627 Digital Signal Processor |
| DSP1627F32K10IR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|QFP|100PIN|PLASTIC |
| DSP1627F32K10IT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|QFP|100PIN|PLASTIC |
| DSP1627F32K11I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor |
| DSP1627F32K11IR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|QFP|100PIN|PLASTIC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。