Data Sheet
July 2000
DSP16210 Digital Signal Processor
88
DRAFT COPY
Lucent Technologies Inc.
Software Architecture
(continued)
Registers
(continued)
Register Overview
(continued)
Table 38
lists all valid register designators as they appear in an instruction syntax. The table specifies a register’s
size, whether a register is readable or writable, a register’s type, whether a register is signed or unsigned, and the
hardware function block in which a register is located.
Table 38. Program-Accessible Registers by Type, Listed Alphabetically
Register Name
Description
Size
(bits)
40
16
R/W
Type
Signed
§
/
Unsigned
signed
signed
Function
Block
DAU
DAU
a0, a1, a2, a3, a4, a5, a6, a7
Accumulators 0—7
a0h, a1h, a2h, a3h,
a4h, a5h, a6h, a7h
a0l, a1l, a2l, a3l,
a4l, a5l, a6l, a7l
a0g, a1g, a2g, a3g,
a4g, a5g, a6g, a7g
a0_1h, a2_3h, a4_5h, a6_7h
Accumulator vectors (concate-
R/W
R/W
data
data
Accumulators 0—7,
high halves (bits 31—16)
Accumulators 0—7,
low halves (bits 15—0)
Accumulators 0—7,
guard bits (bits 39—32)
16
R/W
data
signed
DAU
8
R/W
data
signed
DAU
nated high halves of two adjacent
accumulators)
AWAIT and flags
Auxiliary registers 0—3
Arithmetic unit control
Counters 0 and 1
Counter holding
BIO control
Cache loop count
Cache save
Cache state
Pointer postincrement
Pointer postincrement
I/O configuration
Interrupt control 0 and 1
Interrupt status
Pointer postincrement/offset
High byte of
j
(bits 15—8)
Low byte of
j
(bits 7—0)
JTAG test
Pointer postincrement/offset
MIOU command registers 0 and 1
MIOU IORAM input write pointers
0 and 1
MIOU IORAM output read pointers
0 and 1
32
R/W
data
signed
DAU
alf
16
16
16
16
16
16
16
32
16
20
20
16
20
20
20
8
8
32
20
16
16
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R
R
R/W
R/W
W
R/W
c & s
data
c & s
data
data
control
data
control
control
data
data
control
control
status
data
data
data
data
data
control
address
unsigned
signed
unsigned
signed
signed
unsigned
unsigned
unsigned
unsigned
signed
signed
unsigned
unsigned
unsigned
signed
unsigned
unsigned
unsigned
signed
unsigned
unsigned
SYS
DAU
DAU
DAU
DAU
BIO
SYS
SYS
SYS
XAAU
XAAU
EMI
SYS
SYS
YAAU
YAAU
YAAU
JTAG
YAAU
MIOU
MIOU
ar0, ar1, ar2, ar3
auc0, auc1
c0, c1
c2
cbit
cloop
csave
cstate
h
i
ioc
inc0, inc1
ins
j
jhb
jlb
jiob
k
mcmd0, mcmd1
miwp0, miwp1
morp0, morp1
16
R/W
address
unsigned
MIOU
R indicates that the register is readable by instructions; W indicates the register is writable by instructions.
c & s means control and status.
§ Signed registers are in two’s complement format.
Some bits in the
psw0
and
psw1
registers are read only (writes to these bits are ignored).