Preliminary Data Sheet
May 2001
TMXF28155/51 Super Mapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
137
Agere Systems Inc.
9 SPE Mapper Registers
(continued)
Table 147. SPE_MASK1
—
SPE_MASK3, Mask Bits (R/W)
(continued)
Table 148. SPE_STATE1
—
SPE_STATE2, Receive/Transmit State and Value Parameters (RO)
Address
Bit
Name
Function
Reset
Default
1
0x30008
5
SPE_TV1LOSM
Mask Bit for Loss of V1 Sync Signal from Telecom Bus.
Active-high.
Mask Bit for Loss of SPE Sync Signal from Telecom
Bus.
Active-high.
SPE_TJ0J1V1LOSM
Mask Bit for Loss of J0J1V1 Sync Signal from Telecom
Bus.
Active-high.
SPE_TDS3LOCM
Mask Bit for Loss of DS3 External Clock from External
PIN.
Active-high.
SPE_TC52LOCM
Mask Bit for Loss of 52 MHz Clock from Telecom Bus.
Active-high.
SPE_TLSLOCM
Mask Bit for Loss of 19 MHz Clock from Telecom Bus.
Active-high.
4
SPE_TSPELOSM
1
3
2
1
1
1
0
1
Address
Bit
Name
Function
Reset
Default
0x000
0
0
0
0
0
0
0
0
0
0
0
0
0x30009
15:7
6
5
4
3
2
1
0
15
14
13
12
11
—
Reserved.
Path AIS State Bit.
Path Loss of Pointer State Bit.
Signal Fail State Bit.
Signal Degrade State Bit.
Path Unequipped State Bit.
Path Payload Label Mismatch State Bit.
Path Trace Indicator Mismatch State Bit.
Reserved.
State Bit for Loss of Sync 52 Signal from Telecom Bus.
State Bit for Loss of V1 Sync Signal from Telecom Bus.
State Bit for Loss of SPE Sync Signal from Telecom Bus.
State Bit for Loss of J0J1V1 Sync Signal from Telecom
Bus.
State Bit for Loss of DS3 External Clock from External
PIN.
State Bit for Loss of 52 MHz Clock from Telecom Bus.
State Bit for Loss of 19 MHz Clock from Telecom Bus.
Reserved.
State Bit for Loss of Sync 52 Signal from Telecom Bus.
State Bit for Loss of V1 Sync Signal from Telecom Bus.
State Bit for Loss of SPE Sync Signal from Telecom Bus.
State Bit for Loss of J0J1V1 Sync Signal from Telecom
Bus.
State Bit for Loss of DS3 External Clock from External
Pin.
State Bit for Loss of 52 MHz Clock from Telecom Bus.
State Bit for Loss of 19 MHz Clock from Telecom Bus.
SPE_RAIS
SPE_RLOP
SPE_SFB3
SPE_SDB3
SPE_RUNEQ
SPE_RPLM
SPE_RTIM
—
SPE_RSY52LOS
SPE_RV1LOS
SPE_RSPELOS
SPE_RJ0J1V1LOS
0x3000A
10
SPE_RDS3LOC
0
9
8
7
6
5
4
3
SPE_RC52LOC
SPE_RLSLOC
—
SPE_TSY52LOS
SPE_TV1LOS
SPE_TSPELOS
SPE_TJ0J1V1LOS
0
0
0
0
0
0
0
2
SPE_TDS3LOC
0
1
0
SPE_TC52LOC
SPE_TLSLOC
0
0