Preliminary Data Sheet
May 2001
TMXF28155/51 Super Mapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
75
Agere Systems Inc.
8 TMUX Registers
Table of Contents
Contents
Page
8 TMUX Registers ................................................................................................................................................. 75
8.1 TMUX Register Descriptions ........................................................................................................................ 77
8.2 TMUX Register Map ................................................................................................................................... 124
Tables
Page
Table 77. TMUX_ID_R, TMUX Identification Register (RO) .................................................................................. 77
Table 78. TMUX_ONESHOT, TMUX One-Shot Register 0 to 1 (R/W) ................................................................. 77
Table 79. TMUX_RCV_TX_MODE, TMUX Receive/Transmit Mode (R/W) .......................................................... 77
Table 80. TMUX_TX_DLT, Delta/Event (COR/COW) ........................................................................................... 78
Table 81. TMUX_RPS_DLT, Delta/Event (COR/COW) ........................................................................................ 78
Table 82. TMUX_RHS_DLT, Delta/Event (COR/COW) ........................................................................................ 79
Table 83. TMUX_RPOH[1
—
Table 84. TMUX_TX_MSK, Mask Bits for INT Interrupt Signal (R/W) (Mask = 1, No Mask = 0) .......................... 87
Table 85. TMUX_RPS_MSK, Mask Bits for INT Interrupt Signal (R/W) (Mask = 1, No Mask = 0) ....................... 88
Table 86. TMUX_RHS_MSK, Mask Bits for INT Interrupt Signal (R/W) (Mask = 1, No Mask = 0) ....................... 88
Table 87. TMUX_RPOH[1
—
3]_MSK, Mask Bits for Interrupt Signal (R/W) (Mask = 1, No Mask = 0) .................. 89
Table 88. TMUX_APSINT_MSK, Mask Bits for APSINT Interrupt Signal (R/W) (Mask = 1, No Mask = 0) ........... 91
Table 89. TMUX_TX_STATE, State Parameters (RO) ......................................................................................... 91
Table 90. TMUX_RPS_STATE, State and Value Parameters (RO) ..................................................................... 91
Table 91. TMUX_RHS_STATE, State and Value Parameters (RO) ..................................................................... 92
Table 92. TMUX_RPOH[1
—
3]_STATE, State and Value Parameters (RO) ......................................................... 92
Table 93. TMUX_RHS_CTL, Receive High-speed Control Parameters (R/W) ..................................................... 94
Table 94. TMUX_RLS_BITBLK_CTL, Receive Low-speed Control Parameters (R/W) ........................................ 94
Table 95. TMUX_RLS_MODE_CTL, Receive Low-speed Control Parameters (R/W) .......................................... 95
Table 96. TMUX_RAISINH_CTL, Receive Low-speed Control Parameters (R/W) ............................................... 96
Table 97. TMUX_LOSDETCNT, Receive Low-speed Control Parameters (R/W) ................................................ 97
Table 98. TMUX_CNTD_TOH_[A
—
B], Continuous N-Times Detect Control Parameters (R/W) .......................... 98
Table 99. TMUX_CNTD_POH_[A
—
B], Continuous N-Times Detect Control Parameters (R/W) ......................... 99
Table 100. TMUX_C2EXP[1
—
2_3], Continuous N-Times Detect Control Parameters (R/W) ............................ 100
Table 101. TMUX_RF1MON, Receive Monitor Values (RO) .............................................................................. 100
Table 102. TMUX_RAPSMON, Receive Monitor Values (RO) ........................................................................... 100
Table 103. TMUX_RS1MON, Receive Monitor Values (RO) .............................................................................. 100
Table 104. TMUX_RPOHMON[1
—
3][A
—
D], Receive Monitor Values (RO) ....................................................... 101
Table 105. TMUX_TLS_CTL, Transmit Low-speed Control Parameters (R/W) .................................................. 102
Table 106. TMUX_THS_PORT_CTL, Transmit High-speed Port Control Parameters (R/W) ............................. 103
Table 107. TMUX_THS_TOH_CTL, Transmit High-speed Control Parameters (R/W) ....................................... 103
Table 108. TMUX_THS_POH[1
—
3]_CTL, Transmit High-speed Control Parameters (R/W) ............................. 105
Table 109. TMUX_TLRDI_CTL, Transmit High-speed Line RDI Control Parameters (R/W) .............................. 109
Table 110. TMUX_TPRDI_CTL, Transmit High-speed Path RDI Control Parameters (R/W) ............................. 109
Table 111. TMUX_TZ0_INS_VAL, Transmit TOH and POH Insert Values (R/W) .............................................. 110
Table 112. TMUX_TS1_F1_INS_VAL, Transmit TOH and POH Insert Values (R/W) ........................................ 110
Table 113. TMUX_TAPS_INS_VAL, Transmit TOH and POH Insert Values (R/W) ........................................... 110
Table 114. TMUX_TPOH[1
—
3]_INS_[A
—
C], Transmit TOH and POH Insert Values (R/W) ............................. 110
Table 115. TMUX_TBERINS_CTL, Transmit High-speed Error Insertion Control Parameters (R/W) ................ 112
Table 116. TMUX_THS_ERR_CTL, Transmit High-speed Error Insertion Control Parameters (R/W) ............... 113
Table 117. TMUX_TOAC_CTL, Receive/Transmit TOAC/POAC Control Parameters (R/W) ............................. 113
Table 118. TMUX_RPOAC_CTL, Receive/Transmit TOAC/POAC Control Parameters (R/W) .......................... 115
Table 119. TMUX_TFRAMEOFFSET, Transmit High-speed Offset Control Parameters (R/W) ......................... 116
Table 120. TMUX_SD_CTL[1
—
6], B1/B2 Signal Degrade Set/Clear Control Registers (R/W) .......................... 116