Preliminary Data Sheet
May 2001
TMXF28155/51 Super Mapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
551
Agere Systems Inc.
22 Cross Connect (XC) Block Functional Description
(continued)
The 000 index (TPG/special) has a separate, independent mapping to allow for DS2, DS3, or special connections
to the external pins as defined in the following tables. The above definitions cover registers:
XC_PIND_SRC[1
—
15] (
Table 451
), XC_FRP_SRC[1
—
14] (
Table 452
), XC_M13_SRC[1
—
14] (
Table 453
),
XC_VT_SRC[1
—
14] (
Table 454
), XC_DJA_SRC[1
—
14] (
Table 455
), XC_FTP_SRC[1
—
14] (
Table 456
),
XC_FRS_SRC[1
—
14] (
Table 457
), XC_PINS_SRC[1
—
15] (
Table 465
), XC_ALCO_SRC[1
—
15] (
Table 466
), and
XC_TPM_SRC[1
—
4] (
Table 458
).
Table 615. Special XC_PDATA Source IDs for Source Block = 0
* For the 29th pin only.
Table 616. Special XC_SYNC Source IDs for Source Block = 0
* For the 29th pin only.
Table 617. Special XC_ALCO Source IDs for Source Block = 0
Since register information is generally not shared between other blocks and the XC block, the user is responsible
for correct programming of the crosspoint. That is, the user must ensure the consistency of the designation of DS1
(or J1) vs. E1 channels. Also, in the configuration of the M13 MUX, the user must ensure the correct allocation of
DS1/E1 vs. DS2 channels, as well as coordinating the designation or ordering of DS2 channels within the DS3 (in
the independent M12 MUX mode).
Blk Ch.
0
Description
TEST: DS1
TEST: DS1 Idle
TEST: E1
Reserved
TEST: DS2
Reserved
Reserved
Reserved
Blk Ch.
0
Description
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Blk Ch.
0
Description
DS2 AIS
M23_DMX_DS2_1
M23_DMX_DS2_2
M23_DMX_DS2_3
M23_DMX_DS2_4
M23_DMX_DS2_5
M23_DMX_DS2_6
M23_DMX_DS2_7
Blk Ch.
0
Description
M13 NSMI*
SPE NSMI*
FRM NSMI*
Reserved
Reserved
Reserved
Reserved
Reserved
0
1
2
3
4
5
6
7
8
9
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
10
11
12
13
14
15
Blk Ch.
0
Description
TEST: DS1
TEST: DS1 Idle
TEST: E1
Reserved
TEST: DS2
Reserved
Reserved
Reserved
Blk Ch.
0
Description
Reserved
M12_DS2_OUT_1
M12_DS2_OUT_2
M12_DS2_OUT_3
M12_DS2_OUT_4
M12_DS2_OUT_5
M12_DS2_OUT_6
M12_DS2_OUT_7
Blk Ch.
0
Description
DS2 AIS
M23_DMX_DS2_1
M23_DMX_DS2_2
M23_DMX_DS2_3
M23_DMX_DS2_4
M23_DMX_DS2_5
M23_DMX_DS2_6
M23_DMX_DS2_7
Blk Ch. Description
0
24
M13 NSMI*
25
SPE NSMI*
26
FRM NSMI*
27
28
29
30
31
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
Reserved
Reserved
Reserved
Reserved
Reserved
Blk Ch.
0
Description
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Blk Ch.
0
Description
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Blk Ch.
0
Description
Reserved
M23_DS2CLKO_1
M23_DS2CLKO_2
M23_DS2CLKO_3
M23_DS2CLKO_4
M23_DS2CLKO_5
M23_DS2CLKO_6
M23_DS2CLKO_7
Blk Ch.
0
Description
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31