參數(shù)資料
型號: Am79C965A
廠商: Advanced Micro Devices, Inc.
英文描述: PCnet?-32 Single-Chip 32-Bit Ethernet Controller
中文描述: PCnet?-32單芯片32位以太網(wǎng)控制器
文件頁數(shù): 113/228頁
文件大?。?/td> 1681K
代理商: AM79C965A
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁當(dāng)前第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁
Am79C965A
113
of the EEPROM data fails, then at the end of the
EEPROM read sequence, the PCnet-32 controller will
force all EEPROM-programmable register locations
back to their H_RESET default values and then the
PCnet-32 controller will enter Software Relocatable
Mode. The 8-bit checksum for the entire 36 bytes of the
EEPROM should be FFh. In the event of a checksum
failure, Software Relocatable Mode is entered
(PCnet-32 controller begins snooping for a 12-byte
sequence) within 1 EESK period following the de-
assertion of EECS
.
If the absence of an EEPROM has been signaled by
the EESK/LED1/SFBD pin at the time of the automatic
read operation, then the PCnet-32 controller will
recognize this condition and will abort the automatic
read operation and reset both the PREAD and PVALID
bits in BCR19. At this point, the PCnet-32 controller will
enter the Software Relocatable Mode, and the
EEPROM-programmable registers will be assigned
their H_RESET default values. Software Relocatable
Mode is entered (PCnet-32 controller begins snooping
for 12-byte sequence) within 2.5 EESK periods
following the de-assertion of the RESET pin when
absence of an EEPROM is signalled by the EESK/LEDI
SFBD pin.
If the user wishes to modify any of the configuration bits
that are contained in the EEPROM, then the 7 com-
mand, data and status bits of BCR19 can be used to
write to the EEPROM. After writing to the EEPROM,
the host should set the PREAD bit of BCR19. This
action forces a PCnet-32 controller re-read of the
EEPROM so that the new EEPROM contents will be
loaded into the EEPROM-programmable registers on
board the PCnet-32 controller. (The EEPROM-
programmable registers may also be reprogrammed
directly, but only information that is stored in the
EEPROM will be preserved at system power-down.)
When the PREAD bit of BCR19 is set, it will cause the
PCnet-32 controller to ignore further accesses on the
system interface bus until the completion of the
EEPROM read operation.
EEPROM Auto-Detection
The PCnet-32 controller uses the EESK/LED1/SFBD
pin to determine if an EEPROM is present in the
system. At all rising BCLK edges during the assertion
of the RESET pin, the PCnet-32 controller will sample
the value of the EESK/LED1/SFBD pin. If the sampled
value is a ONE, then the PCnet-32 controller assumes
that an EEPROM is present, and the EEPROM read
operation begins shortly after the RESET pin is de-
asserted. If the sampled value of EESK/LED1/SFBD is
a ZERO, then the PCnet-32 controller assumes that an
external pull-down device is holding the EESK/LED1/
SFBD pin low, and therefore, there is no EEPROM in
the system. In this case, the PCnet-32 controller will
enter Software Relocatable Mode. Note that if the
designer creates a system that contains an LED circuit
on the EESK/LED1/SFBD pin but has no EEPROM
present, then the EEPROM auto-detection function will
incorrectly conclude that an EEPROM is present in the
system. However, this will not pose a problem for the
PCnet-32 controller, since it will recognize the lack of
an EEPROM at the end of the read operation, when the
checksum verification fails. At this point, the PCnet-32
controller will enter Software Relocatable Mode.
The real intention of the EEPROM auto-detection fea-
ture is to allow a user to preempt a
good EEPROM
by
temporarily resistively shorting the EESK/LED1/SFBD
pin to ground. This may need to be done if an add-in
card containing the PCnet-32 controller and its
EEPROM has been programmed in one system and
then later moved to a different system without also
moving configuration information that indicates the I/O
Base address of the card. The card would power up in
the second system with an unknown I/O Base address
if the configuration information were not carried with
the card to the new system. By allowing the EESK/
LED1/SFBD pin to be temporarily resistively shorted to
ground, the PCnet-32 controller is fooled into believing
that the EEPROM does not exist, and it will enter
Software Relocatable Mode. This allows the new
system to reconfigure the I/O Base address of the
PCnet-32 controller to a location that is compatible to
the parameters of the new system. This information will
then be written into the EEPROM by a configuration
utility through the EEPROM access port (BCR19), in
spite of the fact that the PCnet-32 controller believes
that there is no EEPROM. The resistive short to ground
may now be removed, and the next power-up of the
system will place the PCnet-32 controller into a I/O
location that is known by this system. When the
PREAD bit of BCR19 is set, an EEPROM read
operation will be performed, regardless of the value of
the EESK/ LED1/SFBD pin. Note that the H_RESET-
generated EEPROM read operation always obeys the
EESK/ LED1/SFBD indication.
Table 38 indicates the possible combinations of EEDET
and the existence of an EEPROM and the resulting op-
erations that are possible on the EEPROM microwire
interface.
Note that the EEDET value (BCR19, bit 3) is
determined from EESK/LED1/SFBD pin setting, and it
may be set even though there is no EEPROM present.
1
( )
2.5
( )
相關(guān)PDF資料
PDF描述
AM79C970AKCW PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AKC PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970A PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AVCW PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970 PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C965AWW WAF 制造商:Advanced Micro Devices 功能描述:
AM79C970 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus
AM79C970A 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AKC 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product