- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366550 > Am79C965A (Advanced Micro Devices, Inc.) PCnet?-32 Single-Chip 32-Bit Ethernet Controller PDF資料下載
參數(shù)資料
| 型號： | Am79C965A |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | PCnet?-32 Single-Chip 32-Bit Ethernet Controller |
| 中文描述： | PCnet？-32單芯片32位以太網(wǎng)控制器 |
| 文件頁數(shù)： | 127/228頁 |
| 文件大?。?/td> | 1681K |
| 代理商： | AM79C965A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁當(dāng)前第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁
Am79C965A
127
5
RXON
Receive On indicates that the
Receive function is enabled. RXON
is set if DRX (CSR15[0]) =
“
0
”
after
the START bit is set. If INIT and
START are set together, RXON will
not be set until after the initialization
block has been read in.
RXON is read only. RXON is cleared
by H_RESET or S_RESET or
setting the STOP bit.
4
TXON Transmit On indicates that the
Transmit function is enabled. TXON
is set if DTX (CSR15[1]) =
“
0
”
after
the START bit is set. If INIT and
START are set together, TXON will
not be set until
after the initialization
block has
been read in. TXON is read
only. TXON is cleared by H_RESET
or S_RESET or setting the STOP
bit.
3
TDMD Transmit Demand, when set, causes
the Buffer Management Unit to
access the Transmit Descriptor Ring
without waiting for the poll-time
counter to elapse. If TXON is not
enabled, TDMD bit will be reset and
no Transmit Descriptor Ring access
will occur.
TDMD is required to be set if the
DPOLL bit in CSR4 is set. Setting
TDMD while DPOLL = 0 merely
hastens the PCnet-32 controller
’
s
response to a Transmit Descriptor
Ring Entry.
TDMD is set by writing a
“
1
”
. Writing
a
“
0
”
has no effect. TDMD will be
cleared by the Buffer Management
Unit when it fetches a Transmit
Descriptor. TDMD is cleared by
H_RESET or S_RESET or setting
the STOP bit.
2
STOP
STOP assertion disables the chip
from all DMA activity. The chip
remains inactive until either STRT or
INIT are set. If STOP, STRT and INIT
are all set together, STOP will
override STRT and INIT.
STOP is set by writing a
“
1
”
or by
H_RESET or S_RESET. Writing a
“
0
”
has no effect. STOP is cleared by
setting either STRT or INIT.
1
STRT
STRT assertion enables PCnet-32
controller to send and receive
frames, and perform buffer
management operations. Setting
STRT clears the STOP bit. If STRT
and INIT are set together, PCnet-32
controller initialization will be
performed first.
STRT is set by writing a
“
1
”
. Writing
a
“
0
”
has no effect. STRT is cleared
by H_RESET or S_RESET or by
setting the STOP bit.
0
INIT
INIT assertion enables PCnet-32
controller to begin the initialization
procedure which reads in the
initialization block from memory.
Setting INIT clears the STOP bit. If
STRT and INIT are set together,
PCnet-32 controller initialization will
be performed first.
INIT is not cleared when the
initialization sequence has
completed.
INIT is set by writing a
“
1
”
. Writing a
“
0
”
has
no effect. INIT is cleared by
H_RESET or S_RESET or by
setting the STOP bit.
CSR1: IADR[15:0]
Bit
Name
Description
31-16
RES
Reserved locations. Written as
zeros and read as undefined.
15-0
IADR[15:0] Lower 16 bits of the address of
the Initialization Block.
Regardless
SSIZE32(BCR20/CSR58, bit 8)
IADR[1:0] must be zero.
of
the
value
of
This register is aliased with CSR16.
Read/Write accessible only when
the STOP bit in CSR0 is set.
Unaffected by H_RESET or
S_RESET or by setting the STOP
bit.
CSR2: IADR[31:16]
Bit
Name
Description
31-16 RES
Reserved locations. Written as
zeros and read as undefined.
15-8 IADR[31:24] If SSIZE32 is set (BCR20[8]), then
the IADR[31:24] bits will be used
strictly as the upper 8 bits of the
initialization block address.
However, if SSIZE32 is reset, then
the IADR[31:24] bits will be used to
generate the upper 8 bits of all bus
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C970AKCW | PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| AM79C970AKC | PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| AM79C970A | PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| AM79C970AVCW | PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| AM79C970 | PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C965AWW WAF | 制造商:Advanced Micro Devices 功能描述: |
| AM79C970 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus |
| AM79C970A | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| AM79C970AKC | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。