參數(shù)資料
型號(hào)： Am79C965A
廠商： Advanced Micro Devices, Inc.
英文描述： PCnet?-32 Single-Chip 32-Bit Ethernet Controller
中文描述： PCnet？-32單芯片32位以太網(wǎng)控制器
文件頁(yè)數(shù)： 126/228頁(yè)
文件大?。?/td> 1681K
代理商： AM79C965A
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)當(dāng)前第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)
126
Am79C965A
current receive descriptor to write
status to.
When MISS is set, INTR is as-
serted if IENA = 1 and the mask bit
MISSM in CSR3 is clear. MISS
assertion will set the ERR bit.
MISS
Management Unit and cleared by
writing a
“
1
”
. Writing a
“
0
”
has no
effect. MISS is cleared by H_RESET
or S_RESET or setting the STOP
bit.
is
set
by
the
Buffer
11
MERR Memory Error is set when PCnet-32
controller requests the use of the
system interface bus by asserting
HOLD and has not received HLDA
assertion after a programmable
length of time.The length of time in
microseconds before MERR is
asserted will depend upon the
setting of the Bus Time-Out Register
(CSR100). The default setting of
CSR100 will give a MERR after 51.2
μs of bus latency.
When MERR is set, INTR is as-
serted if IENA = 1
and
the mask bit
MERRM in CSR3 is clear. MERR
assertion will set the ERR bit,
regardless of the settings of IENA
and MERRM.
MERR is set by the Bus Interface
Unit and cleared by writing a
“
1
”
.
Writing a
“
0
”
has no effect. MERR is
cleared by H_RESET or S_RESET
or by setting the STOP bit.
10
RINT
Receive interrupt. RINT is set by the
Buffer Management Unit of the
PCnet-32 controller after the last
descriptor of a receive packet has
been updated by writing a ZERO to
the ownership bit. RINT may
also
be
set when the first descriptor of a
receive packet has been updated by
writing a ZERO to the ownership bit
if
the SPRINTEN bit of CSR3 has
been set to a ONE.
When RINT is set, INTR is asserted
if IENA = 1 and the mask bit RINTM
in CSR3 is clear.
RINT is cleared by the host by
writing a
“
1
”
. Writing a
“
0
”
has no
effect. RINT is cleared by H_RESET
or S_RESET or by setting the STOP
bit.
9
TINT
Transmit interrupt is set after
completion of a transmit frame and
toggling of the OWN bit in the last
buffer in the Transmit Descriptor
Ring.
When TINT is set, INTR is asserted
if IENA = 1 and the mask bit TINTM
in CSR3 is clear.
TINT is set by the Buffer Man-
agement Unit after the last transmit
buffer has been updated and
cleared by writing a
“
1
”
. Writing a
“
0
”
has no effect. TINT is cleared by
H_RESET or S_RESET or setting
the STOP bit.
8
IDON
Initialization Done indicates that the
initialization sequence has
completed. When IDON is set,
PCnet-32 controller has read the
Initialization block from memory.
When IDON is set, INTR is as-
serted if IENA = 1 and the mask bit
IDONM in CSR3 is clear.
IDON
Management Unit after the
initialization block has been read
from memory and cleared by writing
a
“
1
”
. Writing a
“
0
”
has no effect.
IDON is cleared by H_RESET or
S_RESET or setting the STOP bit.
is
set
by
the
Buffer
7
INTR
Interrupt Flag indicates that one or
more following interrupt causing
conditions has occurred: BABL,
MISS, MERR, MFCO, RCVCCO,
RINT, RPCO, TINT, IDON, JAB or
TXSTRT. and its associated mask
bit is clear. If IENA = 1 and INTR is
set, INTR will be active.
INTR is read only. INTR is cleared
by H_RESET or S_RESET or by
setting the STOP bit or by clearing
all of the active individual interrupt
bits that have not been masked out.
6
IENA
Interrupt Enable allows INTR to be
active if the interrupt Flag is set. If
IENA =
“
0
”
then INTR will be
disabled regardless of the state of
INTR.
IENA is set by writing a
“
1
”
and
cleared by writing a
“
0
”
. IENA is
cleared by H_RESET or S_RESET
or setting the STOP bit.
相關(guān)PDF資料
PDF描述
AM79C970AKCW PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AKC PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970A PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AVCW PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970 PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C965AWW WAF 制造商:Advanced Micro Devices 功能描述:
AM79C970 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus
AM79C970A 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AKC 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*