
II BUS MODULES: HIGH-SPEED DMA (HSDMA)
II-1-26
EPSON
S1C33E07 TECHNICAL MANUAL
II.1.9 Details of Control Registers
Table II.1.9.1 List of HSDMA Registers
Address
0x00301120
0x00301122
0x00301124
0x00301126
0x00301128
0x0030112A
0x0030112C
0x0030112E
0x00301130
0x00301132
0x00301134
0x00301136
0x00301138
0x0030113A
0x0030113C
0x0030113E
0x00301140
0x00301142
0x00301144
0x00301146
0x00301148
0x0030114A
0x0030114C
0x0030114E
0x00301150
0x00301152
0x00301154
0x00301156
0x00301158
0x0030115A
0x0030115C
0x0030115E
Function
Sets Ch.0 low-order transfer counter data and block
length.
Sets Ch.0 address mode and high-order transfer
counter data.
Sets Ch.0 low-order source address.
Sets Ch.0 high-order source address, transfer data
size, and source address inc/dec condition.
Sets Ch.0 low-order destination address.
Sets Ch.0 high-order destination address, transfer
mode, and destination address inc/dec condition.
Enables Ch.0 DMA transfer.
Ch.0 trigger status
Sets Ch.1 low-order transfer counter data and block
length.
Sets Ch.1 address mode and high-order transfer
counter data.
Sets Ch.1 low-order source address.
Sets Ch.1 high-order source address, transfer data
size, and source address inc/dec condition.
Sets Ch.1 low-order destination address.
Sets Ch.1 high-order destination address, transfer
mode, and destination address inc/dec condition.
Enables Ch.1 DMA transfer.
Ch.1 trigger status
Sets Ch.2 low-order transfer counter data and block
length.
Sets Ch.2 address mode and high-order transfer
counter data.
Sets Ch.2 low-order source address.
Sets Ch.2 high-order source address, transfer data
size, and source address inc/dec condition.
Sets Ch.2 low-order destination address.
Sets Ch.2 high-order destination address, transfer
mode, and destination address inc/dec condition.
Enables Ch.2 DMA transfer.
Ch.2 trigger status
Sets Ch.3 low-order transfer counter data and block
length.
Sets Ch.3 address mode and high-order transfer
counter data.
Sets Ch.3 low-order source address.
Sets Ch.3 high-order source address, transfer data
size, and source address inc/dec condition.
Sets Ch.3 low-order destination address.
Sets Ch.3 high-order destination address, transfer
mode, and destination address inc/dec condition.
Enables Ch.3 DMA transfer.
Ch.3 trigger status
Register name
HSDMA Ch.0 Transfer Counter Register (pHS0_CNT)
HSDMA Ch.0 Control Register
HSDMA Ch.0 Low-Order Source Address Setup Register
(pHS0_SADR)
HSDMA Ch.0 High-Order Source Address Setup
Register
HSDMA Ch.0 Low-Order Destination Address Setup
Register (pHS0_DADR)
HSDMA Ch.0 High-Order Destination Address Setup
Register
HSDMA Ch.0 Enable Register (pHS0_EN)
HSDMA Ch.0 Trigger Flag Register (pHS0_TF)
HSDMA Ch.1 Transfer Counter Register (pHS1_CNT)
HSDMA Ch.1 Control Register
HSDMA Ch.1 Low-Order Source Address Setup Register
(pHS1_SADR)
HSDMA Ch.1 High-Order Source Address Setup
Register
HSDMA Ch.1 Low-Order Destination Address Setup
Register (pHS1_DADR)
HSDMA Ch.1 High-Order Destination Address Setup
Register
HSDMA Ch.1 Enable Register (pHS1_EN)
HSDMA Ch.1 Trigger Flag Register (pHS1_TF)
HSDMA Ch.2 Transfer Counter Register (pHS2_CNT)
HSDMA Ch.2 Control Register
HSDMA Ch.2 Low-Order Source Address Setup Register
(pHS2_SADR)
HSDMA Ch.2 High-Order Source Address Setup
Register
HSDMA Ch.2 Low-Order Destination Address Setup
Register (pHS2_DADR)
HSDMA Ch.2 High-Order Destination Address Setup
Register
HSDMA Ch.2 Enable Register (pHS2_EN)
HSDMA Ch.2 Trigger Flag Register (pHS2_TF)
HSDMA Ch.3 Transfer Counter Register (pHS3_CNT)
HSDMA Ch.3 Control Register
HSDMA Ch.3 Low-Order Source Address Setup Register
(pHS3_SADR)
HSDMA Ch.3 High-Order Source Address Setup
Register
HSDMA Ch.3 Low-Order Destination Address Setup
Register (pHS3_DADR)
HSDMA Ch.3 High-Order Destination Address Setup
Register
HSDMA Ch.3 Enable Register (pHS3_EN)
HSDMA Ch.3 Trigger Flag Register (pHS3_TF)
Size
16