
V PERIPHERAL MODULES 3 (INTERFACE): SERIAL PERIPHERAL INTERFACE (SPI)
S1C33E07 TECHNICAL MANUAL
EPSON
V-2-21
V
SPI
0x301718: SPI Interrupt Control Register (pSPI_INT)
Name
Address
Register name
Bit
Function
Setting
Init. R/W
Remarks
–
Fix at 0.
–
MFIE
TEIE
ROIE
RFIE
MIRQ
IRQE
D31–6
D5
D4
D3
D2
D1
D0
reserved
Transmit data empty int. enable
Receive overflow interrupt enable
Receive data full interrupt enable
Manual IRQ set/clear
Interrupt request enable
–
0
–
R/W
0 when being read.
00301718
(W)
1 Enabled
0 Disabled
1 Enabled
0 Disabled
1 Enabled
0 Disabled
1 Set
0 Clear
1 Enabled
0 Disabled
SPI interrupt
control register
(pSPI_INT)
D[31:5]
Reserved (Do not write 1 to this bit.)
D4
TEIE: Transmit Data Empty Interrupt Enable Bit
Enables/disables SPI interrupt caused by transmit data empty.
1 (R/W): Enable
0 (R/W): Disable (default)
When TEIE is set to 1, SPI (transmit data empty) interrupt requests to the ITC are enabled. A transmit
data empty interrupt request occurs when the data written to the SPI Transmit Data Register (0x301704)
is transferred to the shift register (transmit operation started). At this time, the cause-of-interrupt flag
FP8 (D0/0x3002A9) in the ITC is set to 1 if both TEIE and IRQE (D0) have been set to 1 (enabled).
When TEIE is set to 0, SPI interrupts caused by transmit data empty are not generated.
D3
ROIE: Receive Data Overflow Interrupt Enable Bit
Enables/disables SPI interrupt caused by receive data overflow.
1 (R/W): Enable
0 (R/W): Disable (default)
When ROIE is set to 1, SPI (receive data overflow) interrupt requests to the ITC are enabled. A receive
data overflow interrupt request occurs when a data reception has completed before the previously re-
ceived data in the SPI Receive Data Register (0x301700) is read out. At this time, the cause-of-interrupt
flag FP8 (D0/0x3002A9) in the ITC is set to 1 if both ROIE and IRQE (D0) have been set to 1 (enabled).
When ROIE is set to 0, SPI interrupts caused by receive data overflow are not generated.
D2
RFIE: Receive Data Full Interrupt Enable Bit
Enables/disables SPI interrupt caused by receive data full.
1 (R/W): Enable
0 (R/W): Disable (default)
When RFIE is set to 1, SPI (receive data full) interrupt requests to the ITC are enabled. A receive data
full interrupt request occurs when the data received in the shift register is loaded to the SPI Receive
Data Register (0x301700) (receive operation completed). At this time, the cause-of-interrupt flag FP8
(D0/0x3002A9) in the ITC is set to 1 if both RFIE and IRQE (D0) have been set to 1 (enabled).
When RFIE is set to 0, SPI interrupts caused by receive data full are not generated.
D1
MIRQ: Manual IRQ Set/Clear Bit
Generates an SPI interrupt request to the ITC by manual control.
1 (R/W): Set IRQ
0 (R/W): Clear IRQ (default)
If MIRQ is set to 1 when IRQE (D0) is set to 1, the SPI interrupt request signal to be delivered to the
ITC becomes active. As a result, the cause-of-interrupt flag FP8 (D0/0x3002A9) in the ITC is set to 1.
When MIRQ is set to 0, the SPI interrupt request signal becomes inactive (interrupt request is cleared).
However, the cause-of-interrupt flag FP8 (D0/0x3002A9) cannot be cleared to 0 by writing 0 to this bit.