
II BUS MODULES: HIGH-SPEED DMA (HSDMA)
II-1-38
EPSON
S1C33E07 TECHNICAL MANUAL
0x301162–0x301192: HSDMA Ch.x Control Registers (pHSx_ADVMODE)
for ADV mode
Name
Address
Register name
Bit
Function
Setting
Init. R/W
Remarks
–
–
DxID
SxID
–
WORDSIZEx
D15–6
D5
D4
D3–1
D0
reserved
D) Ch.x destination address control
S) Invalid
D) Ch.x source address control
S) Ch.x memory address control
reserved
Ch.x transfer data size
1 Decrement
(with init.)
0 DxIN[1:0]
setting
1 Decrement
(with init.)
0 SxIN[1:0]
setting
–
0
–
0
–
R/W
–
R/W
0 when being read.
00301162
|
00301192
(HW)
HSDMA Ch.x
control register
(pHSx_ADVMODE)
for ADV mode
Note:
D) Dual mode
S) Single mode
1 Word
0 DATSIZEx
setting
Notes: This register is effective only in advanced mode (HSDMAADV (D0/0x30119C) = 1).
The letter ‘x’ in bit names, etc., denotes a channel number from 0 to 3.
0x301162 HSDMA Ch.0 Control Register (pHS0_ADVMODE)
0x301172 HSDMA Ch.1 Control Register (pHS1_ADVMODE)
0x301182 HSDMA Ch.2 Control Register (pHS2_ADVMODE)
0x301192 HSDMA Ch.3 Control Register (pHS3_ADVMODE)
D[15:6]
Reserved
D5
DxID: Ch.x Destination Address Control Bit
Enable the address decrement function with initialization for destination address.
1 (R/W): Decrement with initialization
0 (R/W): DxIN[1:0] setting is effective (default)
When this bit is set to 1 in dual-address mode, the destination address decrement function with initial-
ization is enabled. The destination address is decremented by an amount equal to the data size set by
DATSIZEx (D14/0x301126 + 0x10x) or WORDSIZEx (D0/0x301162 + 0x10x) when one data trans-
fer is completed. In single transfer mode, the address that has been decremented during transfer does
not return to the initial value. In successive transfer modes, the decremented address returns to the ini-
tial value when the specified number of transfers is completed. In block transfer mode, the decremented
address returns to the initial value when the block transfer is completed.
When this bit is set to 0, the condition set by DxIN[1:0] (D[13:12]/0x30112A + 0x10x) is effective.
In single-address mode, this bit is not used.
D4
SxID: Ch.x Source Address Control Bit
Enable the address decrement function with initialization for source address.
1 (R/W): Decrement with initialization
0 (R/W): SxIN[1:0] setting (default)
In dual-address mode, this setting applies to the source address. In single-address mode, this setting ap-
plies to the external memory address.
When this bit is set to 1, the address decrement function with initialization is enabled. The source/exter-
nal memory address is decremented by an amount equal to the data size set by DATSIZEx (D14/0x301126
+ 0x10x) or WORDSIZEx (D0/0x301162 + 0x10x) when one data transfer is completed. In single
transfer mode, the address that has been decremented during transfer does not return to the initial value.
In successive transfer modes, the decremented address returns to the initial value when the specified
number of transfers is completed. In block transfer mode, the decremented address returns to the initial
value when the block transfer is completed.
When this bit is set to 0, the condition set by SxIN[1:0] (D[13:12]/0x301126 + 0x10x) is effective.
D[3:1]
Reserved