
V PERIPHERAL MODULES 3 (INTERFACE): DIRECTION CONTROL SERIAL INTERFACE (DCSIO)
S1C33E07 TECHNICAL MANUAL
EPSON
V-3-11
V
DCSIO
V.3.6 DCSIO Interrupts and DMA
Causes of DCSIO interrupt
The DCSIO module can generate the following two types of interrupts:
Transmit data empty
Receive data full
This interrupt request circuit is configured as Figure V.3.6.1 and it allows selection of one or more causes of
interrupt.
Interrupt request (INT_DCSIO)
INTEN(D0/0x301814)
TXBEEN(D1/0x301814)
Transmit data empty (TXBE)
RXBFEN(D2/0x301814)
Receive data full (RXBF)
Figure V.3.6.1 DCSIO Interrupt Request Circuit
To output the DCSIO interrupt requests, enable interrupts of the causes described below and set INTEN (D0/
0x301814) to 1. When INTEN (D0/0x301814) is set to 0, no DCSIO interrupt request is output.
INTEN: DCSIO Interrupt Request Enable Bit in the DCSIO Interrupt Control Register (D0/0x301814)
Transmit data empty
This cause of interrupt occurs when the transmit data set in the DCSIO Data Load Register (0x301804) is
transferred to the shift register, in which case TXBE (D1/0x301818) is set to 1. Set TXBEEN (D1/0x301814) to
1 to output an interrupt request by this cause of interrupt.
TXBE: Transmit Data Empty Flag in the DCSIO Status Register (D1/0x301818)
TXBEEN: Transmit Data Empty Interrupt Enable Bit in the DCSIO Interrupt Control Register (D1/0x301814)
Receive data full
This cause of interrupt occurs when the data received in the shift register is loaded into the DCSIO Receive
Data Register (0x301808), in which case RXBF (D2/0x301818) is set to 1. Set RXBFEN (D2/0x301814) to 1
to output an interrupt request by this cause of interrupt.
RXBF: Receive Data Full Flag in the DCSIO Status Register (D2/0x301818)
RXBFEN: Receive Data Full Interrupt Enable Bit in the DCSIO Interrupt Control Register (D2/0x301814)
The DCSIO interrupt request is sent to the ITC as the port 11 input interrupt (FPT11) signal and it sets the
cause-of-interrupt flag FP11 (D3/0x3002A9) in the ITC to 1. However, INT_DCSIO must be selected for the
port 11 input interrupt.
Control registers of the interrupt controller
Table V.3.6.1 shows the interrupt controller's control registers provided for the DCSIO interrupt.
Table V.3.6.1 Control Register of Interrupt Controller
Interrupt
DCSIO interrupt
Cause-of-interrupt flag
FP11(D3/0x3002A9)
Interrupt priority register
PP11L[2:0](D[6:4]/0x3002A1)
Interrupt enable register
EP11(D3/0x3002A6)
When a cause of interrupt described above occurs, the cause-of-interrupt flag is set to 1. If the interrupt enable
register bit for that cause of interrupt has been set to 1, an interrupt request is generated.
Interrupts can be disabled by leaving the interrupt enable register bit for that cause of interrupt set to 0. The
cause-of-interrupt flag is set to 1 whenever interrupt conditions are met, regardless of the setting of the interrupt
enable register (even if it is set to 0).