
I S1C33E07 SPECIFICATIONS: OVERVIEW
S1C33E07 TECHNICAL MANUAL
EPSON
I-1-5
I
Overview
LCDC (STN/TFT LCD Controller with AMBA Bus)
VRAM:
Built-in a 12KB RAM usable as a display buffer or general-purpose RAM (register selectable)
Supports the UMA method allowing LCDC to access SDRAM (external VRAM) or IVRAM (internal
VRAM).
The external VRAM map (SDRAM) is configurable.
The sub-window area can be located in IVRAM or external VRAM regardless of whether it contains the
main window area or not.
Display Support:
4- or 8-bit monochrome LCD interface
4- or 8-bit color LCD interface
Single-panel, single-drive passive displays
12-bit Generic HR-TFT interface
- 320
× 240-dot Sharp HR-TFT panel, SII liquid TFT panel, or some other TFT panels
Typical resolutions
- 320
× 240 (8-bpp mode, external VRAM is required)
bpp = bits per pixel
- 320
× 240 (1-bpp mode)
* Note that the panel width must be a multiple of 16
÷ bits per pixel.
Display Modes:
Due to frame rate modulation, grayscale display is possible in up to 16 shades of gray when a mono-
chrome passive LCD panel is used.
- Two-shade display in 1-bpp mode
- Four-shade display in 2-bpp mode
- 16-shade display in 4-bpp mode
A maximum of 64K colors can be simultaneously displayed on a color passive LCD panel.
- 256-color display in 8-bpp mode
- 4K-color display in 12-bpp mode
- 64K-color display in 16-bpp mode
A maximum of 4096 colors can be simultaneously displayed on a TFT panel.
- Two-color display in 1-bpp mode
- Four-color display in 2-bpp mode
- 16-color display in 4-bpp mode
- 256-color display in 8-bpp mode
- 4K-color display in 12-bpp mode
A look-up table, which consists of 6 bits
× 16 entries × 3 colors, is provided.
- In monochrome 1/2/4-bpp or color 8/12-bpp mode, the look-up table can be used or bypassed.
- In color 1/2/4/16-bpp mode, the look-up table cannot be used (must be bypassed).
Display Features:
Picture-in-Picture Plus (PIP+)
Picture-in-Picture Plus enables a secondary window (or sub-window) within the main display window.
The sub-window may be positioned anywhere within the main window and is controlled through regis-
ters. The sub-window retains the same color depth as the main window.
The speed of generating a sub-window by hardware is faster than software. By using this PIP+ function, it
can greatly speed the GUI performance and CPU can have more performance to assign other processing.
(e.g. Voice etc.)
12-bit Generic HR-TFT interface
The 12-bit Generic HR-TFT interface can support 320
× 240 Sharp HR-TFT panel, SII TFT panel or
some other TFT panels. Because the timing of FPFRAM, FPLINE, and TFT_CTL0–3 are not fixed for
TFT panels, they can be controlled by register setting. By different register settings, you can get your
specified TFT I/F signal timing.
Clock source
The LCDC clock can be internally divided 48 MHz by 1 to 16. The clock division register is located in
CMU part.