III PERIPHERAL MODULES 1 (SYSTEM): INTERRUPT CONTROLLER (ITC)
S1C33E07 TECHNICAL MANUAL
EPSON
III-2-73
III
ITC
0x3002AC: Port Input 8–15 IDMA Request Register (pIDMAREQ_RP815)
Name
Address
Register name
Bit
Function
Setting
Init. R/W
Remarks
RP15
RP14
RP13
RP12
RP11
RP10
RP9
RP8
D7
D6
D5
D4
D3
D2
D1
D0
Port input 15
Port input 14
Port input 13
Port input 12
Port input 11/DCSIO
Port input 10/USB
Port input 9/USB PDREQ
Port input 8/SPI
0
R/W
003002AC
(B)
1 IDMA
request
0 Interrupt
request
Port input 8–15
IDMA request
register
(pIDMAREQ
_RP815)
Each bit in this register specifies whether to invoke IDMA when a cause of interrupt occurs.
When using the set-only method (default)
1 (R/W): IDMA request
0 (R/W): IDMA not invoked (default)
When using the read/write method
1 (R/W): IDMA request
0 (R/W): Interrupt request
If the bit is set to 1, IDMA is invoked when a cause of interrupt occurs, thereby performing a programmed data
transfer. If the bit is set to 0, normal interrupt processing is performed, without invoking IDMA.
For details on IDMA, refer to Section II.2, “Intelligent DMA (IDMA).”
If interrupts are enabled on the IDMA side and the transfer counter reaches the terminal count of 0 after completion
of DMA transfer, the IDMA request bit is reset to 0 and an interrupt request for the cause of interrupt that enabled
IDMA invoking is generated.
D7
RP15: Port Input 15 IDMA Request Bit
Specifies whether to invoke IDMA when a cause of the port input 15 interrupt occurs or not.
D6
RP14: Port Input 14 IDMA Request Bit
Specifies whether to invoke IDMA when a cause of the port input 14 interrupt occurs or not.
D5
RP13: Port Input 13 IDMA Request Bit
Specifies whether to invoke IDMA when a cause of the port input 13 interrupt occurs or not.
D4
RP12: Port Input 12 IDMA Request Bit
Specifies whether to invoke IDMA when a cause of the port input 12 interrupt occurs or not.
D3
RP11: Port Input 11/DCSIO IDMA Request Bit
Specifies whether to invoke IDMA when a cause of the port input 11 interrupt occurs or not.
Note: This bit functions as the DCSIO interrupt control bit when SPTB[1:0] (D[7:6]/0x3003C4) = 10.
D2
RP10: Port Input 10/USB IDMA Request Bit
Specifies whether to invoke IDMA when a cause of the port input 10 interrupt occurs or not.
Note: This bit functions as the USB interrupt control bit when SPTA[1:0] (D[5:4]/0x3003C4) = 10.
D1
RP9: Port Input 9/USB PDREQ IDMA Request Bit
Specifies whether to invoke IDMA when a cause of the port input 9 interrupt occurs or not.
Note: This bit functions as the USB PDREQ interrupt control bit when SPT9[1:0] (D[3:2]/0x3003C4)
= 10.
D0
RP8: Port Input 8/SPI IDMA Request Bit
Specifies whether to invoke IDMA when a cause of the port input 8 interrupt occurs or not.
Note: This bit functions as the SPI interrupt control bit when SPT8[1:0] (D[1:0]/0x3003C4) = 10.