參數(shù)資料
型號: T7630
英文描述: T7630 Dual T1/E1 5.0 V Short-Haul Terminator (Terminator-II)
中文描述: T7630雙T1/E1的5.0V的短途終結(jié)者(終結(jié)者-Ⅱ)
文件頁數(shù): 112/210頁
文件大?。?/td> 3075K
代理商: T7630
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁當(dāng)前第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁
Preliminary Data Sheet
October 2000
T7630 Dual T1/E1 5.0 V Short-Haul Terminator (Terminator II)
112
L Lucent Technologies Inc.
Framer-System (CHI) Interface
DS1 Modes
The DS1 framing formats require rate adaptation from
the 1.544 Mbits/s line interface bit stream to the system
interface which functions at multiples of a 2.048 Mbits/s
bit stream. The rate adaptation results in the need for
eight stuffed time slots on the system interface since
there are only 24 DS1 (1.544 Mbits/s) payload time
slots while there are 32 system (2.048 Mbits/s) time
slots. Placement of the stuffed time slots is defined by
register FRM_PR43 bit 0—bit 2.
CEPT Modes
The framer maps the line time slots into the corre-
sponding system time slot one-to-one. Framing time
slot 0, the FAS and NFAS bytes, are placed in system
time slot 0.
Receive Elastic Store
The receive interface between the framer and the sys-
tem (CHI) includes a two-frame elastic store buffer to
enable rate adaptation. The receive line elastic store
buffer contains circuitry that monitors the read and
write pointers for potential data overrun and underrun
(slips) conditions. Whenever this slip circuitry deter-
mines that a slip may occur in the receive elastic store
buffer, it will adjust the read pointer such that a con-
trolled slip is performed. The controlled slip is imple-
mented by dropping or repeating a complete frame at
the frame boundaries. The occurrence of controlled
slips in the receive elastic store are indicated in the sta-
tus register FRM_SR3 bit 6 and bit 7.
Transmit Elastic Store
The transmit interface between the framer and the sys-
tem (CHI) includes a two-frame elastic store buffer to
enable rate adaptation. The line transmit clock applied
to PLLCK (pins 7/31) must be phase-locked to
RCHICK. No indication of a slip in the transmit elastic
store is given.
Concentration Highway Interface
Each framer has a dual, high-speed, serial interface to
the system known as the CHI. This flexible bus archi-
tecture allows the user to directly interface to other
Lucent components which use this interface, as well as
to Mitel
*
and AMD
TDM highway interfaces, with no
glue logic. Configured via the highway control registers
FRM_PR45 through FRM_PR66, this interface can be
set up in a number of different configurations.
The following is a list of the CHI features:
I
Lucent Technologies standard interface for communi-
cation devices.
I
Two pairs of transmit and receive paths to carry data
in 8-bit time slots.
I
Programmable definition of highways through offset
and clock-edge options which are independent for
transmit and receive directions.
I
Programmable idle code substitution of received time
slots.
I
Programmable 3-state control of each transmit time
slot.
I
Independent transmit and receive framing signals to
synchronize each direction of data flow.
I
An 8 kHz frame synchronization signal internally
generated from the received line clock.
I
Compatible with Mitel and AMDPCM highways.
Supported is the optional configuration of the CHI
which presents the signaling information along with the
data in any framing modes when the device is pro-
grammed for the associated signaling mode (ASM).
This mode is discussed in the signaling section.
Data can be transmitted or received on either one of
two interface ports, called CHIDATA and CHIDATAB.
The user-supplied clocks (RCHICLK and TCHICLK)
control the timing on the transmit or receive paths. Indi-
vidual time slots are referenced to the frame synchroni-
zation (RCHIFS and TCHIFS) pulses. Each frame
consists of 32 time slots at a programmable data rate of
2.048 Mbits/s, 4.096 Mbits/s, or 8.192 Mbits/s requiring
a clock (TCHICK and RCHICK) of the same rate. The
clock and data rates of the transmit and receive high-
ways are programmed independently.
* Mitel s a registered trademark of Mitel Corporation.
AMDis a registered trademark of Advanced Micro Devices, Inc.
相關(guān)PDF資料
PDF描述
T7630 Dual T1/E1 5.0 V Short-Haul Terminator (Terminator-II)(雙 T1/E1 5.0V短距離通信終端器)
T8100A H.100/H.110 Interface and Time-Slot Interchangers
T8102A H.100/H.110 Interface and Time-Slot Interchangers
T8105A H.100/H.110 Interface and Time-Slot Interchangers
T8100 H.100/H.110 Interface and Time-Slot Interchanger
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
T7630426 制造商:COOPER INDUSTRIES 功能描述:CC ACCESYS / #2450 3/8 Spring Snap Link Stainless Steel UPC Tagged
T-7630-TL2-DB 制造商:Legerity 功能描述:5V DUAL T1/E1 SHORT-HAUL TERMINATOR
T7633 制造商:AGERE 制造商全稱:AGERE 功能描述:Dual T1/E1 3.3 V Short-Haul Terminator
T7645036 功能描述:手工工具 Campbell Snap Link #2450, 7/16", Steel RoHS:否 制造商:Molex 產(chǎn)品:Extraction Tools 類型: 描述/功能:Extraction tool
T7645106 制造商:COOPER INDUSTRIES 功能描述:CC ACCESYS / #7350 1/8 Quick Link Steel Zinc Plated UPC Tagged