參數(shù)資料
型號(hào): T7630
英文描述: T7630 Dual T1/E1 5.0 V Short-Haul Terminator (Terminator-II)
中文描述: T7630雙T1/E1的5.0V的短途終結(jié)者(終結(jié)者-Ⅱ)
文件頁(yè)數(shù): 33/210頁(yè)
文件大?。?/td> 3075K
代理商: T7630
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)當(dāng)前第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)
Lucent Technologies Inc.
Lucent Technologies Inc.
33
Preliminary Data Sheet
October 2000
T7630 Dual T1/E1 5.0 V Short-Haul Terminator (Terminator-II)
Line Interface Unit: Transmit
(continued)
LIU Transmitter Configuration Modes
LIU Transmitter Zero Substitution Encoding
(CODE)
LIU transmitter zero substitution (B8ZS/HDB3) encod-
ing can be activated only in the single-rail (DUAL = 0)
system/framer interface mode. It is activated by setting
CODE = 1 (register LIU_REG3, bit 2). Data transmitted
from the framer interface on TPD-LIU will be B8ZS/
HDB3 encoded before appearing on TTIP and TRING
at the line interface.
LIU Transmitter Alarm Indication Signal Generator
(XLAIS)
When the transmit alarm indication signal control is set
(XLAIS = 1) for a given channel (see register
LIU_REG5, bit 1), a continuous stream of bipolar ones
is transmitted to the line interface. The internal LIU to
framer TPD interface (TPD) and internal LIU to framer
TND interface (TND) signals are ignored during this
mode. The XLAIS control is ignored when a remote
loopback (RLOOP) is selected using loopback control
bits LOOPA and LOOPB (register LIU_REG5, bits 2 to
3). The clock source used for the alarm indication sig-
nal is TLCK if present or INTSYSCK if TLCK is not
present. The clock tolerance must meet the nominal
transmission specifications of 1.544 MHz ± 32 ppm for
DS1 (T1) or 2.048 MHz ± 50 ppm CEPT (E1).
The XLAIS bit is defaulted to 1 on hardware reset
allowing the transmitter to send AIS as soon as clocks
are available, without needing to write the LIU regis-
ters
*
. Because the transmit equalization bits are
needed to determine the correct system rate (DS1/E1),
the reset default state of the equalization bits EQ2,
EQ1, EQ0 (register LIU_REG6, bits 0—2) can be pre-
determined by setting the DS1_CEPT pin (see
Table 7). The default transmit equalization is EQ2,
EQ1, and EQ0 = 000 (0 dB T1/DS1) when DS1_CEPT
= 1, and EQ2, EQ1, and EQ0 = 110 (CEPT 120
/75
) when DS1_CEPT = 0. The transmit equalization bits
can be subsequently programmed to any state by writ-
ing the LIU register regardless of the state of the
DS1_CEPT pin. The DS1_CEPT pin is only used to
determine the reset default state of the equalization
bits.
LIU Transmitter Alarms
Loss of LIU Transmit Clock (LOTC) Alarm
A loss of LIU transmit clock alarm (LOTC = 1, see reg-
ister LIU_REG0, bit 3) is indicated if any of the clocks
used in the LIU transmitter paths are absent. This
includes loss of TLCK-LIU input, loss of RLCK-LIU dur-
ing remote loopback, loss of jitter attenuator output
clock (when enabled in transmit path), or the internal
loss of clock from the pulse-width controller. For all of
these conditions, the LIU transmitter timing clock is lost
and no data can be driven onto the line. Output drivers
TTIP and TRING are placed in a high-impedance state
when this alarm is active. The LOTC alarm asserts
between 3
μ
s and 16
μ
s after the clock is lost and
deasserts immediately after detecting the first clock
edge. The LOTC alarm status bit will latch the alarm
and remain set until being cleared by a read (clear on
read). Upon the transition from LOTC = 0 to LOTC = 1,
an interrupt will be generated if the LOTC interrupt
enable bit LOTCIE (register LIU_REG1, bit 3) is set.
The reset default is LOTCIE = 0.
An LOTC alarm may occur when RLOOP is activated
and deactivated due to the phase transient that occurs
as TLCK-LIU switches its source to and from RLCK-
LIU. Setting the RLOOP alarm prevention PRLALM = 1
(register LIU_REG4, bit 3) prevents the LOTC alarm
from occurring at the activation and deactivation of
RLOOP but allows the alarm to operate normally dur-
ing the RLOOP active period. The reset default is
PRLALM = 0.
LIU Transmitter Driver Monitor (TDM) Alarm
The transmit driver monitor detects two conditions: a
nonfunctional link due to faults on the primary of the
transmit line transformer and periods of no data trans-
mission. The TDM alarm (register LIU_REG0, bit 2) is
the OR’d function of both faults and provides informa-
tion about the integrity of the LIU transmitter signal
path.
* If TLCK from the framer is present, automatic transmission of AIS
upon reset will occur only if the CHI common control register
FRM_PR45 bit 0 = 0, the default, or low-frequency PLLCK mode. In
this case, PLLCK will be equal to the line transmit rate, either
1.544 MHz for DS1 or 2.048 MHz for CEPT.
相關(guān)PDF資料
PDF描述
T7630 Dual T1/E1 5.0 V Short-Haul Terminator (Terminator-II)(雙 T1/E1 5.0V短距離通信終端器)
T8100A H.100/H.110 Interface and Time-Slot Interchangers
T8102A H.100/H.110 Interface and Time-Slot Interchangers
T8105A H.100/H.110 Interface and Time-Slot Interchangers
T8100 H.100/H.110 Interface and Time-Slot Interchanger
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
T7630426 制造商:COOPER INDUSTRIES 功能描述:CC ACCESYS / #2450 3/8 Spring Snap Link Stainless Steel UPC Tagged
T-7630-TL2-DB 制造商:Legerity 功能描述:5V DUAL T1/E1 SHORT-HAUL TERMINATOR
T7633 制造商:AGERE 制造商全稱:AGERE 功能描述:Dual T1/E1 3.3 V Short-Haul Terminator
T7645036 功能描述:手工工具 Campbell Snap Link #2450, 7/16", Steel RoHS:否 制造商:Molex 產(chǎn)品:Extraction Tools 類型: 描述/功能:Extraction tool
T7645106 制造商:COOPER INDUSTRIES 功能描述:CC ACCESYS / #7350 1/8 Quick Link Steel Zinc Plated UPC Tagged