Register Descriptions
Register Map
Copyright 1997-2000, V3 Semiconductor Inc.
EPC User
’
s Manual Revision 1.05
147
PCI_INT_CFG: PCI INTERRUPT CONFIGURATION REGISTER
Mnemonic:
Offset:
Size:
PCI_INT_CFG
4CH
32 bits
PCI_INT_CFG
Description
Bits
Mnemonic
Type
Reset
Value
0H
31
MAILBOX
FRW
Mailbox Interrupt Enable: Enables a PCI interrupt from the
mailbox unit. (see the Mailbox Registers chapter).
Local Bus Direct Interrupt Enable: Enables direct local bus to PCI
interrupts
PCI Master Local Interrupt Enable: When enabled (1) together
with the PCI_PERR bit in LB_IMASK (bit 3), a local bus interrupt
will be generated whenever the VxxxEPC acts as a bus master
and a parity error occurs.
PCI Slave Local Interrupt Enable: When enabled (1) together with
the PCI_PERR bit in LB_IMASK (bit 3), a local bus interrupt will
be generated whenever the VxxxEPC acts as a bus slave and a
parity error occurs.
I2O Outbound Post List Not Empty: When Enabled (
‘
1
’
) the PCI
interrupt pin (selected by the INT_PIN field of the PCI_BPARAM
register) is asserted whenever the outbound post list head pointer
not equals the tail pointer (OPL_HEAD
1
OPL_TAIL). This bit is
equivalent to the PCI_I2O_MASK register bit 3 and can be read/
written there also.
reserved
30
LOCAL
FRW
0H
29
MASTER_PI
FRW
0H
28
SLAVE_PI
FRW
0H
27
OUT_POST
R
0H
26
25
24
-
R
0H
0H
0H
0H
DMA1
DMA0
MODE_D
FRW
FRW
FRW
DMA Channel 1 interrupt enable
DMA Channel 0 interrupt enable
23-22
INTD Interrupt Mode: Determines use of the corresponding
interrupt pin.
21-20
MODE_C
FRW
0H
INTC Interrupt Mode
Note: See MODE_D description for bit settings.
INTB Interrupt Mode
Note: See MODE_D description for bit settings.
INTA Interrupt Mode
Note: See MODE_D description for bit settings.
1 = INTD will request local ICU interrupts when the input is active
0 = INTD will never request LICU interrupts
1 = INTC will act as interrupt request for INTD output
0 = INTC will not act as interrupt request for INTD output
1 = INTB will act as interrupt request for INTD output
0 = INTB will not act as interrupt request for INTD output
1 = INTA will act as interrupt request for INTD output
0 = INTA will not act as interrupt request for INTD output
1 = INTD will act as interrupt request for INTC output
0 = INTD will not act as interrupt request for INTC output
19-18
MODE_B
FRW
0H
17-16
MODE_A
FRW
0H
15
INTD_TO_LB
FRW
0H
14
INTC_TO_D
FRW
0H
13
INTB_TO_D
FRW
0H
12
INTA_TO_D
FRW
0H
11
INTD_TO_C
FRW
0H
MODE_D
00
01
10
Description
Active low level triggered input
High-to-low edge triggered input
Software cleared output. INTD pin is asserted via an interrupt
event and cleared through the PCI_INT_STAT register.
reserved
11