FIFO Architecture and Operation
Write FIFO Operation and Programming
30
EPC User
’
s Manual Revision 1.05
Copyright 1997-2000, V3 Semiconductor Inc.
Figure 6: FIFO Architecture
PCI-TO-LOCAL WRITE FIFO
256-BYTES
STORES ADDRESS AND DATA
FOR WRITES TO P-TO-L APERTURES 0/1
DMA TRANSFERS TO LOCAL MEMORY
PCI-TO-LOCAL READ FIFO 0
32 BYTES
STORES DATA READ FROM
P-TO-L APERTURE 0 ONLY
NOT USED FOR DMA TRANSFERS
PCI-TO-LOCAL READ FIFO 1
32 BYTES
STORES DATA READ FROM
P-TO-L APERTURE 1 ONLY
NOT USED FOR DMA TRANSFERS
LOCAL-TO-PCI WRITE FIFO
256-BYTES
STORES ADDRESS/COMMAND & DATA
FOR WRITES TO L-TO-P APERTURES 0/1
DMA TRANSFERS TO PCI SPACE
LOCAL-TO-PCI READ FIFO 0
32 BYTES
STORES DATA READ FROM
L-TO-P APERTURE 0 ONLY
NOT USED FOR DMA TRANSFERS
LOCAL-TO-PCI READ FIFO 1
32 BYTES
STORES DATA READ FROM
L-TO-P APERTURE 1 ONLY
NOT USED FOR DMA TRANSFERS
D31:0
D31:0
D31:0
D31:0
D31:0
A31:0
PCI
BUS
CONTROL
LOGIC
PCI
BUS
ADDRESS
AND
COMMAND
GENERATOR
D31:0
LOCAL
BUS
CONTROL
LOGIC
LOCAL
BUS
ADDRESS
GENERATOR
A31:0
BE3:0
D31:0
D31:0
A31:0
BE3:0
D31:0
DATA FROM READS BRIDGED
THROUGH PCI-TO-LOCAL
APERTURE 0
DATA FROM READS BRIDGED
THROUGH PCI-TO-LOCAL
APERTURE 1
DATA FROM WRITES BRIDGED
THROUGH PCI-TO-LOCAL
APERTURES 0 AND 1, AND BOTH
DMA CHANNELS
ADDRESS FOR WRITES BRIDGED
THROUGH PCI-TO-LOCAL
APERTURES 0 AND 1, AND BOTH
DMA CHANNELS
D31:0
D31:0
A31:0
D31:0
DATA FROM READS BRIDGED
THROUGH LOCAL-TO-PCI
APERTURE 0
DATA FROM READS BRIDGED
THROUGH LOCAL-TO-PCI
APERTURE 1
DATA FROM WRITES BRIDGED
THROUGH LOCAL-TO-PCI
APERTURES 0 AND 1, AND BOTH
DMA CHANNELS
ADDRESS FOR WRITES BRIDGED
THROUGH LOCAL-TO-PCI
APERTURES 0 AND 1, AND BOTH
DMA CHANNELS
PCI CLOCK SIDE
LOCAL BUS CLOCK SIDE
BE3:0
BE3:0
CLOCK BOUNDARY