參數(shù)資料
型號(hào): IP100
英文描述: PCI 10/100M Single Chip Ethernet Controller
中文描述: 單芯片的PCI個(gè)10/100M以太網(wǎng)控制器
文件頁(yè)數(shù): 18/92頁(yè)
文件大小: 2801K
代理商: IP100
IP100
Copyright
2003, IC Plus Corp.
All rights reserved.
Preliminary, Specification subject to change without notice.
18/92
IP100-DS-R03
May 27, 2003
TxFIFO
pseudo
packet
0xc2
0xf3
0x00
0x10
0xf4
0x71
0xd7
0x08
0x19
FIGURE 8: Example Psuedo Packet
Using the pseudo packet in Figure 8, the IP100 will
assert a wake event if a packet of the form shown in
Figure 9 is received whereby a 32-bit CRC over the
indicated bytes of the received packet yields the
value 0xf31908d7.
Received Packet
byte 12
byte 13
byte 21
byte 41
byte 40
byte 39
byte 38
Byte Offset
Within Packet
0x0c
0x29
0x28
0x27
0x26
0x15
0x0d
FIGURE 9: Example Wake Packet
The
technology developed by Advanced Micro Devices
to allow remote wake-up of a sleeping station on a
network via transmission of a special frame. Once
the IP100 has been placed in Magic Packet mode
and put to sleep, it scans all incoming frames
addressed to it for a data sequence consisting of 16
consecutive repetitions of its own 48-bit Ethernet
MAC StationAddress. This sequence can be located
IP100
also
supports
Magic
Packet
anywhere within the frame, but must be preceded
by a synchronization stream.
The synchronization stream is defined as 6 bytes of
0xFF.
For
example,
programmed into the StationAddress register is
0x11:22:33:44:55:66, then the IP100 would be
scanning for the frame data shown in Figure 10.
Received Packet
if
the
MAC
address
0xFFFFFFFFFFFF
0x112233445566
0x112233445566
0x112233445566
0x112233445566
0x112233445566
0x112233445566
0x112233445566
0x112233445566
0x112233445566
0x112233445566
0x112233445566
0x112233445566
0x112233445566
0x112233445566
0x112233445566
0x112233445566
FIGURE 10: Example Magic Packet
Magic Packet wake up is controlled by the
MagicPktEnable bit in the WakeEvent register. A
wake event can only take place in the D1, D2, or D3
states, and MagicPktEnable has no effect when the
IP100 is in the D0 power state. The Magic Packet
must also pass the address matching criteria set in
ReceiveMode. A Magic Packet may also be a
broadcast frame. When the IP100 detects a Magic
Packet, it signals a wake event on PMEN (if PMEN
assertion is enabled), and sets the MagicPktEvent
bit in WakeEvent.
The IP100 can also signal a wake event when it
senses a change in the network link state, either
from LINK_OK to LINK_FAIL, or vice versa. Link
state wake is controlled by the LinkEventEnable bit
in
the
WakeEvent
register.
LinkEventEnable is set by the host system, the
IP100 samples the current link state. It then waits for
the link state to change. If the link state changes
before the IP100 returns to state D0 or
At
the
time
相關(guān)PDF資料
PDF描述
IP101 PHY 10/100M Single Chip Fast Ethernet Transceiver
IP1060AD Analog IC
IP1060AJ Voltage-Mode SMPS Controller
IP1060AN Analog IC
IP1060BJ Voltage-Mode SMPS Controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IP1000A 制造商:IC PLUS 功能描述:IP1000A
IP1000ALF 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Gigabit Ethernet NIC Single Chip
IP1000ALF-DS-R01 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Gigabit Ethernet NIC Single Chip
IP1000ALF-DS-R02 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Gigabit Ethernet NIC Single Chip
IP1000ALF-DS-R03 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Gigabit Ethernet NIC Single Chip