![](http://datasheet.mmic.net.cn/230000/IP100_datasheet_15585016/IP100_81.png)
IP100
10.6.22 RevisionId
Class............................. LAN PCI Configuration Registers, Configuration
Base Address ............... PCI device configuration header start
Address Offset .............. 0x08
Default .......................... Depends on revision of actual device. See description below.
Width ............................ 8 bits
BIT
BIT NAME
R/W
7..0
RevisionId
R
Revision ID. RevisionId contains the revision code for the IP100.
REVISIONID
0x4
10.6.23 SubsystemId
Class............................. LAN PCI Configuration Registers, Configuration
Base Address ............... PCI device configuration header start
Address Offset .............. 0x2e
Default .......................... 0x0000
Width ............................ 16 bits
BIT
BIT NAME
R/W
15..0
SubsystemId
R
Subsystem ID. SubsystemId contains the value loaded from the
ConfigParm field within an EEPROM during auto initialization of the
IP100.
10.6.24 SubsystemVendorId
Class............................. LAN PCI Configuration Registers, Configuration
Base Address ............... PCI device configuration header start
Address Offset .............. 0x2c
Default .......................... EEPROM Value
Width ............................ 16 bits
BIT
BIT NAME
R/W
15..0
SubsystemVendorId
R
Subsystem Vendor ID. SubsystemVendorId contains the value
loaded from the ConfigParm field within an EEPROM during auto
initialization of the IP100.
10.6.25 VendorId
Class............................. LAN PCI Configuration Registers, Configuration
Base Address ............... PCI device configuration header start
Address Offset .............. 0x00
Default .......................... 0x13f0
Width ............................ 16 bits
BIT
BIT NAME
R/W
15..0
VendorId
R
Vendor ID. VendorId contains the unique 16-bit manufacturer’s ID
as allocated by the PCI Special Interest Group. The manufacturer ID
is 0x13F0.
IP100-DS-R03
May 27, 2003
81/92
Copyright
2003, IC Plus Corp.
All rights reserved.
Preliminary, Specification subject to change without notice.
BIT DESCRIPTION
SILICON REVISION
B0
BIT DESCRIPTION
BIT DESCRIPTION
BIT DESCRIPTION