參數(shù)資料
型號(hào)： IP100
英文描述： PCI 10/100M Single Chip Ethernet Controller
中文描述： 單芯片的PCI個(gè)10/100M以太網(wǎng)控制器
文件頁(yè)數(shù)： 50/92頁(yè)
文件大?。?/td> 2801K
代理商： IP100
IP100
IntStatusAck is another version of the IntStatus register, having the same bit definition as IntStatus, but providing
additional functionality to reduce the number of I/O operations required to perform common tasks related to
interrupt handling. In addition to returning the IntStatus value, when read IntStatusAck also acknowledges the
TxDMAComplete, RxDMAComplete, IntRequested, MACControlFrame, and LinkEvent interrupt bits within the
IntStatus register (if they are set), and clears the IntEnable register (preventing subsequent events from
generating an interrupt).
BIT
BIT NAME
R/W
0
InterruptStatus
R
See InterruptStatus in the IntStatus register.
1
HostError
R
See HostError in the IntStatus register.
2
TxComplete
R
See TxComplete in the IntStatus register.
3
MACControlFrame
R
See MACControlFrame in the IntStatus register.
4
RxComplete
R
See RxComplete in the IntStatus register.
5
Reserved
R
Reserved for future use.
6
IntRequested
R
See IntRequested in the IntStatus register.
7
UpdateStats
R
See UpdateStats in the IntStatus register.
8
LinkEvent
R
See LinkEvent in the IntStatus register.
9
TxDMAComplete
R
See TxDMAComplete in the IntStatus register.
10
RxDMAComplete
R
See RxDMAComplete in the IntStatus register.
11
Reserved/
ModemInt
R/W
See Reserved/ModemInt in the IntStatus register.
15..12
Reserved
N/A
Reserved for future use.
10.4.18 MACCtrl0
Class............................. LAN I/O Registers, Control and Status
Base Address ............... IoBaseAddress register value
Address Offset .............. 0x50
Default .......................... 0x0000
Width ............................ 16 bits
BIT
BIT NAME
R/W
1..0
IFSSelect
R/W
Inter-Frame Spacing Select. IFSSelect indicates the minimum
number of bit times between the end of one Ethernet frame, and the
beginning of another when the IP100 is deferring after a collision
with the IP100 the last device to successfully acquire the network (in
half duplex mode). By selecting a large value for IFSSelect, the
IP100 will become less “aggressive” on the network and may defer
more often (preventing the IP100 from “capturing” the network). The
performance of the IP100 may decrease as the IFSSelect value is
increased from the standard value.
BIT1
BIT0
0
0
0
1
1
0
1
1
4..2
Reserved
N/A
Reserved for future use.
Copyright
2003, IC Plus Corp.
All rights reserved.
Preliminary, Specification subject to change without notice.
50/92
IP100-DS-R03
May 27, 2003
BIT DESCRIPTION
N/A
Reserved for future use.
BIT DESCRIPTION
INTER-FRAME SPACING IN BIT TIMES
96 (802.3 standard value, and default)
128
224
544
相關(guān)PDF資料
PDF描述
IP101 PHY 10/100M Single Chip Fast Ethernet Transceiver
IP1060AD Analog IC
IP1060AJ Voltage-Mode SMPS Controller
IP1060AN Analog IC
IP1060BJ Voltage-Mode SMPS Controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IP1000A 制造商:IC PLUS 功能描述:IP1000A
IP1000ALF 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Gigabit Ethernet NIC Single Chip
IP1000ALF-DS-R01 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Gigabit Ethernet NIC Single Chip
IP1000ALF-DS-R02 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Gigabit Ethernet NIC Single Chip
IP1000ALF-DS-R03 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Gigabit Ethernet NIC Single Chip
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*