- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄295065 > AM79C965KCW (ADVANCED MICRO DEVICES INC) 3 CHANNEL(S), LOCAL AREA NETWORK CONTROLLER, PQFP16 PDF資料下載
參數(shù)資料
| 型號(hào)： | AM79C965KCW |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 3 CHANNEL(S), LOCAL AREA NETWORK CONTROLLER, PQFP16 |
| 封裝： | PLASTIC, QFP-160 |
| 文件頁(yè)數(shù)： | 137/220頁(yè) |
| 文件大小： | 1197K |
| 代理商： | AM79C965KCW |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)當(dāng)前第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)
P R E L I M I N A R Y
AMD
23
Am79C965
RESET
System Reset
Input
When
RESET is asserted low and the LB/VESA pin has
been tied to VSS, then the PCnet-32 controller performs
an internal system reset of the H_RESET type (HARD-
WARE_RESET). The
RESET pin must be held for a
minimum of 30 LCLK periods when VL mode has been
selected. While in the H_RESET state, the PCnet-32
controller will float or deassert all outputs.
W/R
Write/Read Select
Input/Output
During slave accesses to the PCnet-32 controller, the
W/
R pin, along with D/C and M/IO, indicates the type of
cycle that is being performed.
During PCnet-32 controller bus master accesses, the
W/
R pin is an output.
W/
R is floated if the PCnet-32 controller is not the cur-
rent master on the local bus.
WBACK
Write Back
Input
WBACK is monitored as in input during VL-Bus Master
Accesses. When PCnet-32 controller is current VL-Bus
master, the PCnet-32 controller will float all appropriate
bus mastering signals within 1 clock period of the asser-
tion of
WBACK. When WBACK is deasserted, PCnet-32
controller will re-execute any accesses that were sus-
pended due to the assertion of
WBACK and then will
proceed with other scheduled accesses, if any.
Register access cannot be performed to the PCnet-32
device while
WBACK is asserted.
Board Interface
LED1
Output
This pin is shared with the EESK function. When operat-
ing as LED1, the function and polarity on this pin are
programmable through BCR5. The LED1 output from
the PCnet-32 controller is capable of sinking the neces-
sary 12 mA of current to drive an LED directly.
The LED1 pin is also used during EEPROM Auto-detec-
tion to determine whether or not an EEPROM is present
at the PCnet-32 controller microwire interface. At the
trailing edge of
RESET, this pin is sampled to determine
the value of the EEDET bit in BCR19. A sampled HIGH
value means that an EEPROM is present, and EEDET
will be set to ONE. A sampled LOW value means that an
EEPROM is not present, and EEDET will be set to
ZERO. See the “EEPROM Auto-detection” section for
more details.
If no LED circuit is to be attached to this pin, then a
pull-up or pull-down resistor must be attached instead,
in order to resolve the EEDET setting.
LED2
Output
This pin is shared with the SRDCLK function. When
operating as LED2, the function and polarity on this pin
are programmable through BCR6. The LED2 output
from the PCnet-32 controller is capable of sinking the
necessary 12 mA of current to drive an LED directly.
This pin also selects address width for Software
Relocatable Mode. When this pin is HIGH during Soft-
ware Relocatable Mode, then the device will be pro-
grammed to use 32 bits of addressing while snooping
accesses on the bus during Software Relocatable
Mode. When this pin is LOW during Software
Relocatable Mode, then the device will be programmed
to use 24 bits of addressing while snooping accesses on
the bus during Software Relocatable Mode. The upper 8
bits of address will be assumed to match during the
snooping operation when LED2 is LOW. The 24-bit ad-
dressing mode is intended for use in systems that em-
ploy the GPSI signals. For more information on the
GPSI function see section
General Purpose Serial
Interface.
If no LED circuit is to be attached to this pin, then a pull
up or pull down resistor must be attached instead, in
order to resolve the Software Relocatable Mode ad-
dress width setting.
LEDPRE3
Output
This pin is shared with the EEDO function. When operat-
ing as LEDPRE3, the function and polarity on this pin
are programmable through BCR7. This signal is labeled
as LED “
PRE” 3 because of the multi-function nature of
this pin. If an LED circuit were directly attached to this
pin, it would create an IOL requirement that could not be
met by the serial EEPROM that would also be attached
to this pin. Therefore, if this pin is to be used as an
additional LED output while an EEPROM is used in the
system, then buffering is required between the
LEDPRE3 pin and the LED circuit. If no EEPROM is
included in the system design, then the LEDPRE3 sig-
nal may be directly connected to an LED without buffer-
ing. The LEDPRE3 output from the PCnet-32 controller
is capable of sinking the necessary 12 mA of current to
drive an LED in this case. For more details regarding
LED connection, see the section on LEDs.
LNKST
Link Status
Output
This pin provides 12 mA for driving an LED. It indicates
an active link connection on the 10BASE-T interface.
The function and polarity are programmable through
BCR4. Note that this pin is multiplexed with the EEDI
function.
This pin remains active in snooze mode.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM80A-024L-120F18 | 1-OUTPUT 240 W DC-DC REG PWR SUPPLY MODULE |
| AJ80A-024L-033F50 | 1-OUTPUT 240 W DC-DC REG PWR SUPPLY MODULE |
| AM93LC66S | 4096-bits Serial Electrically Erasable PROM |
| AM93LC66SA | 4096-bits Serial Electrically Erasable PROM |
| AM93LC66VN | 4096-bits Serial Electrically Erasable PROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C970 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus |
| AM79C970A | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| AM79C970AKC | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| AM79C970AKC\\W | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Advanced Micro Devices 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。