- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄295065 > AM79C965KCW (ADVANCED MICRO DEVICES INC) 3 CHANNEL(S), LOCAL AREA NETWORK CONTROLLER, PQFP16 PDF資料下載
參數(shù)資料
| 型號： | AM79C965KCW |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 3 CHANNEL(S), LOCAL AREA NETWORK CONTROLLER, PQFP16 |
| 封裝： | PLASTIC, QFP-160 |
| 文件頁數(shù)： | 138/220頁 |
| 文件大?。?/td> | 1197K |
| 代理商： | AM79C965KCW |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁當(dāng)前第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁
AMD
P R E L I M I N A R Y
24
Am79C965
SHFBUSY
Shift Busy
Output
The function of the SHFBUSY signal is to indicate when
the last byte of the EEPROM contents has been shifted
out of the EEPROM on the EEDO signal line. This infor-
mation is useful for
external EEPROM-programmable
registers that do not use the microwire protocol, as is
described herein: When the PCnet-32 controller is
performing a serial read of the EEPROM through the
microwire interface, the SHFBUSY signal will be driven
HIGH. SHFBUSY can serve as a serial shift enable to
allow the EEPROM data to be serially shifted into an
external device or series of devices. The SHFBUSY
signal will remain actively driven HIGH until the end of
the EEPROM read operation. If the EEPROM check-
sum was verified, then the SHFBUSY signal will be
driven LOW at the end of the EEPROM read operation.
If the EEPROM checksum verification failed, then the
SHFBUSY signal will remain HIGH. This function effec-
tively demarcates the end of a successful EEPROM
read operation and therefore is useful as a programma-
ble-logic
low-active output enable signal. For more de-
tails on external EEPROM-programmable registers,
see the
EEPROM Microwire Access section under
Hardware Access.
This pin can be controlled by the host system by writing
to BCR19, bit 3 (EBUSY).
SLEEP
Sleep
Input
When
SLEEP input is asserted (active LOW), the
PCnet-32 controller performs an internal system reset of
the S_RESET type and then proceeds into a power
savings mode. (The reset operation caused by
SLEEP
assertion will not affect BCR registers.) All outputs will
be placed in their normal S_RESET condition. During
sleep mode, all PCnet-32 controller inputs will be ig-
nored except for the
SLEEP pin itself. De-assertion of
SLEEP results in wake-up. The system must refrain
from starting the network operations of the PCnet-32
controller for 0.5 seconds following the deassertion of
the
SLEEP signal in order to allow internal analog cir-
cuits to stabilize.
Both LCLK and XTAL1 inputs must have valid clock
signals present in order for the
SLEEP command to take
effect.
If
SLEEP is asserted while LREQ is asserted, then the
PCnet-32 controller will perform an internal system
S_RESET and then wait for the assertion of
LGNT.
When
LGNT is asserted, the LREQ signal will be deas-
serted and then the PCnet-32 controller will proceed to
the power savings mode. Note that the internal system
S_RESET will not cause the
LREQ signal to be
deasserted.
The
SLEEP pin should not be asserted during power
supply ramp-up. If it is desired that
SLEEP be asserted
at power up time, then the system must delay the
assertion of
SLEEP until three LCLK cycles after the
completion of a valid pin
RESET operation.
XTAL1–XTAL2
Crystal Oscillator Inputs
Input/Output
The crystal frequency determines the network data rate.
The PCnet-32 controller supports the use of quartz
crystals to generate a 20 MHz frequency compatible
with the ISO 8802-3 (IEEE/ANSI 802.3) network fre-
quency tolerance and jitter specifications. See the sec-
tion
External Crystal Characteristics (in section
Manchester Encoder/Decoder) for more detail.
The network data rate is one-half of the crystal fre-
quency. XTAL1 may alternatively be driven using an
external CMOS level source, in which case XTAL2 must
be left unconnected. Note that when teh PCnet-32 con-
troller is in coma mode, there is an internal 22 K
resis-
tor from XTAL1 to ground. If an external source drives
XTAL1, some power will be consumed driving this resis-
tor. If XTAL1 is driven LOW at this time power consump-
tion will be minimized. In this case, XTAL1 must remain
active for at least 30 cycles after the assertion of
SLEEP
and deassertion of
LREQ.
Microwire EEPROM Interface
EESK
EEPROM Serial Clock
Output
The EESK signal is used to access the external ISO
8802-3 (IEEE/ANSI 802.3) address PROM. This pin is
designed to directly interface to a serial EEPROM that
uses the microwire interface protocol. EESK is con-
nected to the microwire EEPROM’s Clock pin. It is con-
trolled by either the PCnet-32 controller directly during a
read of the entire EEPROM, or indirectly by the host
system by writing to BCR19, bit 1.
EESK can be used during programming of
external
EEPROM-programmable registers that do not use the
microwire protocol as follows:
When the PCnet-32 controller is performing a serial
read of the IEEE Address EEPROM through the
microwire interface, the SHFBUSY signal will serve as a
serial shift enable to allow the EEPROM data to be
serially shifted into an external device or series of de-
vices. This same signal can be used to gate the
output of
the programmed logic to avoid the problem of releasing
intermediate values to the rest of the system board logic.
The EESK signal can serve as the clock, and EEDO will
serve as the input data stream to the programmable
shift register.
EEDO
EEPROM Data Out
Input
The EEDO signal is used to access the external ISO
8802-3 (IEEE/ANSI 802.3) address PROM. This pin is
designed to directly interface to a serial EEPROM that
uses the microwire interface protocol. EEDO is con-
nected to the microwire EEPROM’s Data Output pin. It
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM80A-024L-120F18 | 1-OUTPUT 240 W DC-DC REG PWR SUPPLY MODULE |
| AJ80A-024L-033F50 | 1-OUTPUT 240 W DC-DC REG PWR SUPPLY MODULE |
| AM93LC66S | 4096-bits Serial Electrically Erasable PROM |
| AM93LC66SA | 4096-bits Serial Electrically Erasable PROM |
| AM93LC66VN | 4096-bits Serial Electrically Erasable PROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C970 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus |
| AM79C970A | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| AM79C970AKC | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| AM79C970AKC\\W | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Advanced Micro Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。