- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄295065 > AM79C965KCW (ADVANCED MICRO DEVICES INC) 3 CHANNEL(S), LOCAL AREA NETWORK CONTROLLER, PQFP16 PDF資料下載
參數(shù)資料
| 型號： | AM79C965KCW |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 3 CHANNEL(S), LOCAL AREA NETWORK CONTROLLER, PQFP16 |
| 封裝： | PLASTIC, QFP-160 |
| 文件頁數(shù)： | 163/220頁 |
| 文件大小： | 1197K |
| 代理商： | AM79C965KCW |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁當前第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁
P R E L I M I N A R Y
AMD
47
Am79C965
BASIC FUNCTIONS
System Bus Interface Function
The PCnet-32 controller is designed to operate as a Bus
Master during normal operations. Some slave accesses
to the PCnet-32 controller are required in normal opera-
tions as well. Initialization of the PCnet-32 controller is
achieved through a combination of Bus Slave accesses,
Bus Master accesses and an optional read of a serial
EEPROM that is performed by the PCnet-32 controller.
The EEPROM read operation is performed through the
microwire interface. The ISO 8802-3 (IEEE/ANSI 802.3)
Ethernet
Address
may
reside
within
the
serial
EEPROM. Some PCnet-32 controller configuration reg-
isters may also be programmed by the EEPROM read
operation.
The address PROM, on-chip board-configuration regis-
ters, and the Ethernet controller registers occupy 32
bytes of I/O space which can be located by modifying
the I/O base address register. The default base address
can be written to the EEPROM. The PCnet-32 controller
will automatically read the I/O Base Address from the
EEPROM after H_RESET, or at any time that the soft-
ware requests that the EEPROM should be read. When
no EEPROM is attached to the serial microwire inter-
face, the PCnet-32 controller detects the condition, and
enters Software Relocatable Mode. While in Software
Relocatable Mode, the PCnet-32 controller will not re-
spond to any bus accesses, but will snoop the bus for
accesses to I/O address 378h. When a successfully
executed and uninterrupted sequence of write opera-
tions is seen at this location, the PCnet-32 controller will
accept the next sequence of accesses as carrying I/O
Base Address relocation and interrupt pin programming
information. After this point, the PCnet-32 controller
will begin to respond directly to accesses directed to-
ward offsets from the newly loaded I/O Base Address.
This scheme allows for jumperless relocatable I/O
implementations.
Software Interface
The software interface to the PCnet-32 controller is di-
vided into two parts. One part is the direct access to the
I/O resources of the PCnet-32 controller. The PCnet-32
controller occupies 32 bytes of I/O space that must be-
gin on a 32-byte block boundary. The I/O Base Address
can be changed to any 32-bit quantity that begins on a
32-byte block boundary through the function of the Soft-
ware Relocatable Mode. It can also be changed to any
32-bit value that begins on a 32-byte block boundary
through the automatic EEPROM read operation that oc-
curs immediately after the H_RESET function has com-
pleted. This read operation automatically alters the I/O
Base Address of the PCnet-32 controller.
The 32-byte I/O space is used by the software to pro-
gram the PCnet-32 controller operating mode, to enable
and disable various features, to monitor operating
status and to request particular functions to be executed
by the PCnet-32 controller.
The other portion of the software interface is the descrip-
tor and buffer areas that are shared between the soft-
ware and the PCnet-32 controller during normal network
operations. The descriptor area boundaries are set by
the software and do not change during normal network
operations. There is one descriptor area for receive ac-
tivity and there is a separate area for transmit activity.
The descriptor space contains relocatable pointers to
the network packet data
and it is used to transfer packet
status from the PCnet-32 controller to the software. The
buffer areas are locations that hold packet data for
transmission or that accept packet data that has
been received.
Network Interfaces
The PCnet-32 controller can be connected to an 802.3
network via one of two network interfaces. The Attach-
ment Unit Interface (AUI) provides an ISO 8802-3
(IEEE/ANSI 802.3) compliant differential interface to a
remote
MAU
or
an
on-board
transceiver.
The
10BASE-T interface provides a twisted-pair Ethernet
port. While in auto-selection mode, the interface in use
is determined by an auto-sensing mechanism which
checks the link status on the 10BASE-T port. If there is
no active link status, then the device assumes an
AUI connection.
DETAILED FUNCTIONS
Bus Interface Unit
The bus interface unit is built of several state machines
that run synchronously to BCLK. One bus interface unit
state machine handles accesses where the PCnet-32
controller is the bus slave, and another handles ac-
cesses where the PCnet-32 controller is the bus master.
All inputs are synchronously sampled
except
ADS,
M/
IO, D/C, W/R and the A[31:5] bus when this bus is an
input to the PCnet-32 controller. All outputs are synchro-
nously generated on the rising edge of BCLK
with the
following exceptions:
LDEV is generated asynchronously.
RDY is
driven/floated on falling edges of BCLK but will
change state on rising edges of BCLK.
The following sections describe the various bus master
and bus slave operations that will be performed by the
PCnet-32 controller. The timing diagrams that are in-
cluded in these sections (
Bus Acquisition section
through
Slave Timing section) show the signals and tim-
ings of the Am486 32-bit mode of operation. The sec-
tions from
Bus Acquisition through Linear Burst DMA
Transfers show bus master operations. The Slave Tim-
ing section shows bus slave operations. Note that the
PCnet-32 controller operation in Am486 32-bit mode
represents a merger of the requirements of the VESA
VL-Bus specification and Am486 bus specification,
相關PDF資料 |
PDF描述 |
|---|---|
| AM80A-024L-120F18 | 1-OUTPUT 240 W DC-DC REG PWR SUPPLY MODULE |
| AJ80A-024L-033F50 | 1-OUTPUT 240 W DC-DC REG PWR SUPPLY MODULE |
| AM93LC66S | 4096-bits Serial Electrically Erasable PROM |
| AM93LC66SA | 4096-bits Serial Electrically Erasable PROM |
| AM93LC66VN | 4096-bits Serial Electrically Erasable PROM |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C970 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus |
| AM79C970A | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| AM79C970AKC | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| AM79C970AKC\\W | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Advanced Micro Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。