![](http://datasheet.mmic.net.cn/290000/XPC801ZP25_datasheet_16187868/XPC801ZP25_20.png)
LIST OF ILLUSTRATIONS (Continued)
Figure
Number
Page
Number
Title
xxii
MPC801
USER’S MANUAL
MOTOROLA
13-12.
13-13.
13-14.
13-15.
Burst-Read Cycle–32-Bit Port Size–Zero Wait State ........................13-18
Burst-Read Cycle–32-Bit Port Size–One Wait State .........................13-19
Burst-Read Cycle–32-Bit Port Size–Wait States Between Beats .....13-20
Burst-Read Cycle–16-Bit Port Size–One Wait State Between
Beats .................................................................................................13-21
Simplified Flow Diagram of a Burst Write Cycle ................................13-22
Burst Write Cycle–32-Bit Port Size–Zero Wait States .......................13-23
Burst-Inhibit Cycle–32-Bit Port Size ..................................................13-24
Internal Operand Representation ......................................................13-25
Interface To Different Port Size Devices ...........................................13-26
Bus Arbitration Flowchart ..................................................................13-28
Basic Connection of the Master Signal .............................................13-29
Bus Arbitration Timing Diagram ........................................................13-30
Internal Bus Arbitration State Machine ..............................................13-31
Termination Signals Protocol Basic Connection ...............................13-36
Termination Signals Protocol Timing Diagram ..................................13-37
Reservation On A Local Bus .............................................................13-38
Reservation On Multilevel Bus Hierarchy ..........................................13-39
Retry Transfer Timing–Internal Arbiter ..............................................13-41
Retry Transfer Timing–External Arbiter .............................................13-42
Retry On Burst Cycle ........................................................................13-43
13-16.
13-17.
13-18.
13-19.
13-20.
13-21.
13-22.
13-23.
13-24.
13-25.
13-26.
13-27.
13-28.
13-29.
13-30.
13-31.
14-1.
General MPC801 System Diagram .....................................................14-2
15-1.
15-2.
15-3.
15-4.
15-5.
15-6.
Memory Controller Block Diagram ......................................................15-2
MPC801 Simple System Configuration ...............................................15-4
Memory Controller Machine Selection ................................................15-5
Memory Controller Basic Operation ....................................................15-6
MPC801 GPCM–Memory Devices Interface .......................................15-8
MPC801 GPCM–Memory Device Basic Timing
(ACS = 00,TRLX = 0) ..........................................................................15-9
MPC801 GPCM–Peripheral Device Interface .....................................15-9
MPC801 GPCM–Peripheral Device Basic Timing
(ACS = 10, ACS = 11,TRLX = 0) ......................................................15-10
MPC801 GPCM–Relaxed Timing–Read Access
(ACS = 10, ACS = 11, SCY = 1, TRLX =1) .......................................15-11
MPC801 GPCM–Relaxed Timing–Write Access
(ACS = 10, ACS = 11, SCY = 0, CSNT = 0, TRLX =1) .....................15-11
MPC801 GPCM–Relaxed Timing–Write Access
(ACS = 10, ACS = 11, SCY = 0, CSNT = 1, TRLX =1) .....................15-12
15-7.
15-8.
15-9.
15-10.
15-11.