![](http://datasheet.mmic.net.cn/290000/XPC801ZP25_datasheet_16187868/XPC801ZP25_592.png)
MOTOROLA
MPC801 USER’S MANUAL
Index-1
INDEX
INDEX
A
A(6-31),
AC electrical specifications control timing,
access protection group (APG),
acronyms,
23-1
additional special purpose registers,
address bus,
12-1
address control bits,
address multiplexing,
address queue,
6-25
address space checking,
address translation,
11-2
address type (AT0-AT3),
alignment exception,
AMA/AMB definition for DRAM interface
(table),
15-33
applications,
B-1
MPC801, 1-7
arbitration,
13-27
architecture overview,
PowerPC,
7-1
architecture, memory controller,
AS,
2-7
ASID,
11-2
asynchronous clocked,
asynchronous communication,
typical baud rates,
asynchronous external master,
asynchronous interrupt sources,
AT(0-3),
13-4
AT2,
2-6
AT3,
2-7
atomic (definition),
13-27
atomic update primitives,
2-2
,
13-4
20-5
11-3
6-16
15-32
15-32
15-7
13-33
7-11
1-4
15-3
18-32
16-1
16-12
15-38
5-18
6-29
,
7-4
B
back trace,
BADDR(28-30),
BAR,
6-31
base register,
baud control register,
baud rate generator, 16-8
global controller interface, 16-8
control register,
18-5
2-7
15-70
,
B-28
16-11
16-8
BB,
BDIP,
BG,
BI,
bit assignment
control registers,
block diagram
clock unit,
core,
6-3
data cache,
I
C controller,
IEEE 1149.1 test access port,
load/store unit,
memory controller,
memory periodic timer request,
MPC801,
1-4
periodic interrupt timer,
real-time clock,
serial peripheral interface,
software watchdog timer,
system PLL,
5-7
UART,
16-1
boundary scan bit definitions,
boundary scan register,
BR,
2-4
,
13-7
,
15-6
branch
6-5
branch reservation station,
breakpoint address register,
breakpoint counter A value and control
register,
18-50
breakpoint counter B value and control
register,
18-51
breakpoint interrupt,
breakpoints, external,
breaks,
16-5
BRGCLK,
5-11
BS_B0,
2-5
BS_B1,
2-5
BS_B2,
2-5
BS_B3,
2-5
burst indicator (BURST),
burst inhibit (BI),
13-35
burst mechanism,
13-16
burst transfers,
13-16
burst write cycle (illustration),
BURST,
2-2
,
13-4
burst-show cycle,
13-35
bus analyzers,
18-1
bus bandwidth utilization, minimizing,
2-4
2-4
2-3
,
13-7
2-2
,
,
13-7
,
13-7
13-5
6-20
5-2
10-2
16-27
2
19-2
6-26
15-2
15-20
12-12
12-12
12-15
16-16
19-6 to
19-17
19-4
6-5
6-31
6-10
18-8
13-32
13-22
10-8