![](http://datasheet.mmic.net.cn/290000/XPC801ZP25_datasheet_16187868/XPC801ZP25_604.png)
Index
MOTOROLA
MPC801 USER’S MANUAL
Index-13
INDEX
special registers outside the core,
6-19
SPI,
1-7
,
16-15
SPICLK,
2-7
SPIER,
16-25
SPIMISO,
2-8
SPIMOSI,
2-8
SPIMR,
16-26
SPIRD,
16-24
SPISEL,
2-7
SPITD,
16-23
SPLL,
5-1
SPMODE,
16-20
SPR,
7-11
SRAM interface,
15-16
SRESET,
2-6
SRR0,
7-9
,
7-16
,
18-14
,
18-27
SRR1,
7-9
,
7-16
,
18-14
,
18-27
static branch prediction,
6-5
storage control instructions,
6-30
,
7-7
storage reservation protocol,
13-37
STS,
2-7
,
13-5
stwcx cycle,
13-37
stwcx,
10-11
sub-block description,
16-3
SWSR,
12-22
SWT,
12-13
synchronous applications,
16-8
synchronous self-clocked,
18-32
SYPCR,
12-21
system clock output,
13-8
,
18-29
system integration timers memory map,
3-4
,
A-7
system interface unit,
1-6
,
10-7
,
12-1
signals,
13-4
system protection control register (SYPCR),
12-2
system reset interrupt,
6-24
,
7-9
system,
14-1
T
TA,
2-3
,
13-6
tablewalk,
11-4
,
11-29
TAP (definition),
19-1
TAP controller,
19-3
TB,
12-24
TBL,
12-11
TBSCR,
12-25
TBU,
12-11
TCK,
2-9
,
19-2
TDI,
2-9
,
19-2
TDO,
2-9
,
19-2
TEA,
2-3
,
13-7
TECR,
18-30
termination signals,
13-35
terminology,
23-1
TESR,
12-22
test access port (TAP),
19-1
TEXP,
2-6
thermal characteristics,
20-2
three-state (definition),
16-35
timebase (TB), 7-6
,
12-11
reference registers,
12-24
timebase control and status register,
12-25
timebase register mapping,
6-16
timebase register,
12-24
timebase counter,
12-2
timer, disabling,
15-35
TLB (definition),
1-2
TLB manipulation, 11-30
loading the reserved TLB entries,
11-32
TLB invalidation,
11-32
TLB reload,
11-30
TLB replacement counter,
11-32
tlbia,
7-8
,
11-32
tlbie,
7-7
,
11-32
tlbsync,
7-8
TMS,
2-9
,
19-2
trace interrupt,
7-11
transaction (bus),
13-8
transfer acknowledge (TA),
13-35
transfer error acknowledge (TEA),
13-35
transfer error acknowledge generation,
15-7
transfer size (TSIZ),
13-32
transfer start (TS),
13-32
transferring software,
B-1
transfers
alignment and packaging,
13-25
burst-inhibited,
13-16
termination signals,
13-35
translation lookaside buffer operation,
11-2
translation table structure,
11-4
transmissions, clocked,
18-31
transmitter register,
16-4
transmitter,
16-3
trap enable bits, programming,
18-20
trap enable control register,
18-31
trap enable mode support,
18-22
trap enable mode,
18-21
TRST,
2-9
TRST_B,
19-2
TS,
2-2
,
13-5
TSIZ(0-1),
13-4
TSIZ0,
2-2
TSIZ1,
2-2