LIST OF ILLUSTRATIONS (Continued)
Figure
Number
Page
Number
Title
xxvi
MPC801
USER’S MANUAL
MOTOROLA
20-11.
External Bus Write Timing Diagram
(GPCM Controlled–TRLX = ‘0’, CSNT = ‘0’) .....................................20-16
External Bus Write Timing Diagram
(GPCM Controlled–TRLX = ‘0’, CSNT = ‘1’) .....................................20-16
External Bus Write Timing Diagram
(GPCM Controlled–TRLX = ‘1’, CSNT = ‘1’) .....................................20-17
External Bus Timing Diagram (UPM Controlled Signals) ..................20-18
Asynchronous UPWAIT Asserted Detection In
UPM Handled Cycles Timing Diagram ..............................................20-19
Asynchronous UPWAIT Negated Detection In
UPM Handled Cycles Timing Diagram ..............................................20-19
Synchronous External Master Access Timing Diagram
(GPCM Handled ACS = ‘00’) ............................................................20-20
Asynchronous External Master Memory Access Timing Diagram
(GPCM Controlled–ACS = ’00’) ........................................................20-20
Asynchronous External Master Timing Diagram
(Control Signals Negation Time) .......................................................20-21
Interrupt Detection Timing Diagram
for External Level-Sensitive Lines .....................................................20-21
Interrupt Detection Timing Diagram
for External Edge-Sensitive Lines .....................................................20-22
Debug Port Clock Input Timing Diagram ...........................................20-22
Debug Port Timing Diagram ..............................................................20-23
Reset Timing Diagram (Configuration From Data Bus) ....................20-24
Reset Timing Diagram–MPC801 Data Bus Weak Drive
During Configuration .........................................................................20-25
Reset Timing Diagram–Debug Port Configuration ............................20-25
JTAG Test Clock Input Timing Diagram ............................................20-26
JTAG–Test Access Port Timing Diagram .........................................20-27
JTAG–TRST Timing Diagram ...........................................................20-27
Boundary Scan (JTAG) Timing Diagram ...........................................20-28
20-12.
20-13.
20-14.
20-15.
20-16.
20-17.
20-18.
20-19.
20-20.
20-21.
20-22.
20-23.
20-24.
20-25.
20-26.
20-27.
20-28.
20-29.
20-30.
21-1.
21-2.
21-3.
21-4.
21-5.
21-6.
21-7.
21-8.
21-9.
Parallel I/O Data-In/Data-Out Timing Diagram ....................................21-1
Baud Rate Generator from UART–Timing ..........................................21-2
UART Receive ....................................................................................21-4
UART Transmit ...................................................................................21-4
SPI Master (CP=0) ..............................................................................21-5
SPI Master (CP=1) ..............................................................................21-6
SPI Slave (CP=0) ................................................................................21-7
SPI Slave (CP=1) ................................................................................21-7
I
C Bus Timing ....................................................................................21-9
2