![](http://datasheet.mmic.net.cn/290000/XPC801ZP25_datasheet_16187868/XPC801ZP25_21.png)
LIST OF ILLUSTRATIONS (Continued)
Figure
Number
Page
Number
Title
MOTOROLA
MPC801 USER’S MANUAL
xxiii
15-12.
MPC801 GPCM–Relaxed Timing–Write Access
(ACS = 00, SCY = 0, CSNT = 1, TRLX =1 ........................................15-12
MPC801 Consecutive Accesses Write
After Read–(ORx-EHTR = 0) ............................................................15-13
MPC801 Consecutive Accesses Write
After Read–(ORx-EHTR = 1) ............................................................15-14
MPC801 Consecutive Accesses Read After Read From
Different Banks–(ORx-EHTR = 1) .....................................................15-14
MPC801 Consecutive Accesses Read After Read From
Same Bank– (ORx-EHTR = 1) ..........................................................15-15
MPC801–Simple 128K SRAM Configuration ....................................15-16
MPC801–Asynchronous External Master Configuration For
GPCM–Handled Memory Devices ....................................................15-17
Asynchronous Master GPCM–Memory Devices
Basic Timing (TRLX = 0) ...................................................................15-18
General Description of a UPM ...........................................................15-19
Memory Periodic Timer Request Block Diagram ..............................15-20
Memory Controller UPM Clock Scheme
(For System_To CLKOUT Division Factor 1–EBDF = 00) ................15-21
Memory Controller UPM Clock Scheme
(For System_To CLKOUT Division Factor 2–EBDF = 01) ................15-21
UPM Signals Timing Example
(For System_To CLKOUT Division Factor 1–EBDF = 00) ................15-22
UPM Signals Timing Example
(For System_To CLKOUT Division Factor 2–EBDF = 01) ................15-23
UPM External Signal Generation ......................................................15-24
RAM Word Structure .........................................................................15-25
CS Signal Control Model ...................................................................15-28
Byte Select Control Model .................................................................15-29
UPM Data Handling In Read Accesses .............................................15-36
UPM Wait Mechanism Timing For Internal and External
Synchronous Masters 1........................................................................5-38
UPM Wait Mechanism Timing For An External Asynchronous
Master ...............................................................................................15-39
MPC801–DRAM Interface Connection ..............................................15-40
Address Start Pointers of the UPM RAM Array .................................15-41
Single Beat Read Access To Page Mode DRAM ..............................15-43
Single Beat Write Access To Page Mode DRAM ..............................15-44
Burst Read Access To Page Mode DRAM (No LOOP) .....................15-45
Burst Read Access To Page Mode DRAM (LOOP) ..........................15-46
15-13.
15-14.
15-15.
15-16.
15-17.
15-18.
15-19.
15-20.
15-21.
15-22.
15-23.
15-24.
15-25.
15-26.
15-27.
15-28.
15-29.
15-30.
15-31.
15-32.
15-33.
15-34.
15-35.
15-36.
15-37.
15-38.