![](http://datasheet.mmic.net.cn/290000/XPC801ZP25_datasheet_16187868/XPC801ZP25_6.png)
TABLE OF CONTENTS (Continued)
Paragraph
Number
Page
Number
Title
viii
MPC801
USER’S MANUAL
MOTOROLA
7.1.9.1
7.1.9.2
7.1.9.3
7.1.9.4
7.1.9.5
7.1.9.6
7.2
7.2.1
7.2.1.1
7.2.1.2
7.2.2
7.2.3
7.2.3.1
7.2.3.2
7.2.3.3
7.2.3.4
7.2.3.5
7.2.3.6
7.2.3.7
7.2.3.8
7.2.3.9
7.2.4
7.3
7.3.1
7.3.1.1
7.3.1.2
7.3.2
7.3.2.1
7.3.3
7.3.3.1
7.3.4
7.3.5
7.3.6
7.3.6.1
7.3.6.2
7.3.6.3
7.3.6.4
Fixed-Point Load and Store With Update Instructions ....7-3
Fixed-Point Load and Store Multiple Instructions ...........7-3
Fixed-Point Load String Instructions ...............................7-3
Storage Synchronization Instructions .............................7-3
Optional Instructions .......................................................7-3
Little-Endian Byte Ordering ............................................7-4
PowerPC Virtual Environment Architecture (Book II) ...........................7-4
Storage Model ............................................................................7-4
Memory Coherence ........................................................7-4
Atomic Update Primitives ...............................................7-4
The Effect of Operand Placement on Performance ...................7-4
The Storage Control Instructions ...............................................7-5
Instruction Cache Block Invalidate (icbi) .........................7-5
Instruction Synchronize (isync) .......................................7-5
Data Cache Block Touch (dcbt) ......................................7-5
Data Cache Block Touch for Store (dcbtst) ....................7-5
Data Cache Block Set to Zero (dcbz) .............................7-5
Data Cache Block Store (dcbst) .....................................7-5
Data Cache Block Invalidate (dcbi) ................................7-5
Data Cache Block Flush (dcbf) .......................................7-5
Enforce In-Order Execution of I/O (eieio) .......................7-6
Timebase ...................................................................................7-6
PowerPC Operating Environment Architecture (Book III) ....................7-6
The Branch Processor ...............................................................7-6
Branch Processor Registers ...........................................7-6
Branch Processor Instructions ........................................7-6
The Fixed-Point Processor .........................................................7-6
Special-Purpose Registers .............................................7-6
Storage Model ............................................................................7-7
Address Translation ........................................................7-7
Reference and Change Bits .......................................................7-7
Storage Protection .....................................................................7-7
Storage Control Instructions .......................................................7-7
Data Cache Block Invalidate (dcbi) ................................7-7
TLB Invalidate Entry (tlbie) .............................................7-7
TLB Invalidate All (tlbia) ..................................................7-8
TLB Synchronize (tlbsync) ..............................................7-8