x
ColdFire CF4e Core User’s Manual
For More Information On This Product,
Go to: www.freescale.com
CONTENTS
Paragraph
Number
Title
Page
Number
9.3.2
9.3.2.1
9.3.2.2
9.3.2.3
9.3.2.4
9.3.2.5
9.3.2.6
9.3.2.7
9.3.2.8
M-Bus Operation ............................................................................................ 9-8
Basic Bus Cycles ........................................................................................ 9-8
Pipelined Bus Cycles.................................................................................. 9-9
Address and Data Phase Interactions........................................................ 9-10
Data Size Operations ................................................................................ 9-12
Line Transfers........................................................................................... 9-13
Bus Arbitration ......................................................................................... 9-16
Interrupt Support....................................................................................... 9-18
Reset Operation ........................................................................................ 9-18
Chapter 10
Memory Management Unit (MMU)
10.1
10.2
10.2.1
10.2.2
10.2.3
10.2.3.1
10.2.3.2
10.2.3.3
10.2.3.4
10.2.3.5
10.2.3.6
10.2.3.7
10.2.3.8
10.2.3.9
10.2.3.10
10.2.3.11
10.3
10.4
10.4.1
10.4.2
10.4.3
10.5
10.5.1
10.5.2
10.5.3
10.5.3.1
10.5.3.2
10.5.3.3
10.5.3.4
Features............................................................................................................. 10-1
Virtual Memory Management Architecture...................................................... 10-1
MMU Architecture Features......................................................................... 10-2
MMU Architectural Location....................................................................... 10-2
MMU Architecture Implementation............................................................. 10-3
Precise Faults............................................................................................ 10-4
MMU Access............................................................................................ 10-4
Virtual Mode............................................................................................. 10-4
Virtual Memory References ..................................................................... 10-4
Instruction and Data Cache Addresses..................................................... 10-4
Supervisor/User Stack Pointers ................................................................ 10-5
Access Error Stack Frame ........................................................................ 10-5
Expanded Control Register Space............................................................ 10-6
Changes to ACRs and CACR................................................................... 10-6
ACR Address Improvements.................................................................... 10-6
Supervisor Protection................................................................................ 10-7
Debugging in a Virtual Environment................................................................ 10-7
Virtual Memory Architecture Processor Support............................................. 10-7
Precise Faults................................................................................................ 10-8
Supervisor/User Stack Pointers .................................................................... 10-8
Access Error Stack Frame Additions............................................................ 10-8
MMU Definition............................................................................................... 10-9
Effective Address Attribute Determination.................................................. 10-9
MMU Functionality.................................................................................... 10-10
MMU Organization..................................................................................... 10-11
MMU Base Address Register (MMUBAR)........................................... 10-11
MMU Memory Map............................................................................... 10-11
MMU Control Register (MMUCR)....................................................... 10-12
MMU Operation Register (MMUOR).................................................... 10-13
F
Freescale Semiconductor, Inc.
n
.