ILLUSTRATIONS
Figure
Number
5-6
5-7
5-8
6-1
6-2
6-3
6-4
6-5
6-6
7-1
8-1
8-2
8-3
8-4
8-5
8-6
8-7
8-8
8-9
8-10
8-11
8-12
8-13
8-14
8-15
8-16
8-17
8-18
8-19
8-20
8-21
8-22
9-1
9-2
9-3
9-4
9-5
9-6
9-7
9-8
9-9
9-10
9-11
Title
Page
Number
xvi
ColdFire CF4e Core User’s Manual
For More Information On This Product,
Go to: www.freescale.com
EMAC Register Set.......................................................................................................5-6
MAC Status Register (MACSR)...................................................................................5-7
Two’s Complement, Signed Fractional Equation.......................................................5-13
CF4e ColdFire Processor Complex Block Diagram.....................................................6-3
OAGComputeEngine Register Renaming Resources...................................................6-8
Sequence-Related OEP Sequence Stall ......................................................................6-11
EMAC-Specific OEP Sequence Stall.........................................................................6-14
for_loop Example........................................................................................................6-16
CF4e Ex Execute Engines within the OEP.................................................................6-17
Exception Stack Frame.................................................................................................7-4
Generic CF4e Block Diagram.......................................................................................8-2
Local Memory Block Diagram Showing Cache, KRAM, and KROM Controllers.....8-3
ColdFire Core Synchronous Memory Interface............................................................8-4
Synchronous Memory Timing Diagram.......................................................................8-4
Synchronous Memory Interface Block Diagram..........................................................8-5
Version 4 Cache Block Diagram..................................................................................8-7
Cache Organization and Line Format (32-Kbyte Cache Size Shown).......................8-14
Cache Organization and Line Format (32 Kbyte Cache Size shown)........................8-19
SRAM Base Address Registers (RAMBARn) ...........................................................8-24
ROM Base Address Registers (ROMBAR0/ROMBAR1).........................................8-29
Data Cache Organization and Line Format ................................................................8-34
Data Cache—A: at Reset, B: after Invalidation, C and D: Loading Pattern...............8-35
Data Caching Operation..............................................................................................8-36
Write-Miss in Copyback Mode...................................................................................8-41
Data Cache Locking....................................................................................................8-45
Cache Control Register (CACR) ................................................................................8-46
Access Control Register Format (ACRn)...................................................................8-49
An Format (Data Cache).............................................................................................8-50
An Format (Instruction Cache)...................................................................................8-50
Instruction Cache Line State Diagram........................................................................8-52
Data Cache Line State Diagram—Copyback Mode...................................................8-54
Data Cache Line State Diagram—Write-Through Mode...........................................8-54
Generic CF4e Block Diagram.......................................................................................9-1
Basic Read and Write Cycles........................................................................................9-9
Pipelined Read and Write...........................................................................................9-10
Address Hold Followed By 1- and 0-Wait State Cycles.............................................9-11
mapb and mahb Generated Mid-Data Phase...............................................................9-12
mahb Generation for 1X Clock Mode ........................................................................9-12
LIne Access Read with Zero Wait States ...................................................................9-14
Line Access Read with One Wait State......................................................................9-15
Line Access Write with Zero Wait States...................................................................9-15
Line Access Write with One Wait State.....................................................................9-16
Multiplexed M-Bus Structure.....................................................................................9-16
F
Freescale Semiconductor, Inc.
n
.