ILLUSTRATIONS
Figure
Number
11-32
11-33
11-35
11-34
11-37
11-36
11-39
11-38
11-41
11-40
11-43
11-42
11-45
11-44
11-47
11-46
11-49
11-48
11-1
12-1
12-2
12-3
12-4
12-5
12-6
12-7
12-8
12-9
12-10
12-11
12-12
12-13
12-14
12-15
12-16
12-17
12-18
12-19
12-20
12-21
12-22
12-23
12-24
Title
Page
Number
xviii
ColdFire CF4e Core User’s Manual
For More Information On This Product,
Go to: www.freescale.com
fill Command Format................................................................................................11-43
fill Command Sequence............................................................................................11-44
go Command Sequence.............................................................................................11-45
go Command Format................................................................................................11-45
nop Command Sequence...........................................................................................11-46
nop Command Format..............................................................................................11-46
sync_pc Command Sequence ...................................................................................11-47
sync_pc Command Format.......................................................................................11-47
force_TA Command Sequence.................................................................................11-48
force_ta Command....................................................................................................11-48
rcreg Command Sequence........................................................................................11-49
rcreg Command/Result Formats...............................................................................11-49
wcreg Command Sequence.......................................................................................11-52
wcreg Command/Result Formats..............................................................................11-52
rdmreg Command Sequence.....................................................................................11-53
rdmreg bdm Command/Result Formats....................................................................11-53
wdmreg Command Sequence ...................................................................................11-54
wdmreg BDM Command Format.............................................................................11-54
Recommended BDM Connector...............................................................................11-69
CF4e Scan Chains Block Diagram .............................................................................12-3
CF4e and Test Wrapper in SoC..................................................................................12-4
CF4e Core Shared Wrapper Cells...............................................................................12-5
CF4e Core Dedicated Input Wrapper Cell (P Cell)....................................................12-6
Example of Registered CF4eTW Architecture...........................................................12-7
Scans and Flops...........................................................................................................12-8
CF4eTW Input to CF4e Core Scan Stuck-At Vector Example..................................12-9
CF4eTW Input to CF4e Core Scan Delay Vector Example.....................................12-10
CF4e Core to CF4eTW Output Scan Stuck-At Vector Example..............................12-12
CF4e Core to CF4eTW Output Scan Delay Vector Example...................................12-13
CF4eTW to Non-Core Input Scan Stuck-At Vector Example..................................12-14
CF4eTW to Non-Core Delay Scan Vector Example................................................12-15
Non-Core to CF4eTW Input Scan Stuck-At Vector Example..................................12-16
Non-Core to CF4eTW Input Scan Delay Vector Example.......................................12-17
CF4e BIST Hierarchy...............................................................................................12-18
Flow of Characterization Method.............................................................................12-25
March C+ Algorithm ................................................................................................12-26
512 x 32 RAM BIST Clock Cycles..........................................................................12-27
512 x 32 ROM BIST Clock Cycles..........................................................................12-27
PBIST Initialization..................................................................................................12-28
EBIST Timing Diagram for an 8-Kbyte Cache Tag Array.......................................12-29
EBIST Timing Diagram For An 8-Kbyte Cache Data Array...................................12-30
EBIST Timing Diagram For A 2-Kbyte KRAM0 Array..........................................12-31
EBIST Timing Diagram For 2-Kbyte KROM0 Array..............................................12-31
F
Freescale Semiconductor, Inc.
n
.