11-12
ColdFire CF4e Core User’s Manual
For More Information On This Product,
Go to: www.freescale.com
Programming Model
These registers are also accessible from the processor’s supervisor programming model
through the execution of the WDEBUG instruction. Thus, the external development
system and the operating system running on the processor core can access the breakpoint
hardware. It is the responsibility of the software to guarantee that all accesses to these
resources are serialized and logically consistent. The hardware provides a locking
mechanism in the CSR to allow the external development system to disable any attempted
writes by the processor to the breakpoint registers (setting IPW = 1). BDM commands
must not be issued if the ColdFire processor is accessing debug module registers with the
WDEBUG instruction or the resulting behavior is undefined.
The ColdFire debug architecture supports a number of hardware breakpoint registers, that
can be configured into single- or double-level triggers based on the PC or operand address
ranges with an optional inclusion of specific data values. With the addition of the MMU
0x06
Address attribute trigger register
AATR
0x0000_0005
p. 11-13
0x07
Trigger definition register
TDR
0x0000_0000
p. 11-21
0x08
Program counter breakpoint register
PBR
—
p. 11-20
0x09
Program counter breakpoint mask register
PBMR
—
p. 11-20
0x0A–0x0B
Reserved
—
—
—
0x0C
Address breakpoint high register
ABHR
—
p. 11-15
0x0D
Address breakpoint low register
ABLR
—
p. 11-15
0x0E
Data breakpoint register
DBR
—
p. 11-19
0x0F
Data breakpoint mask register
DBMR
—
p. 11-19
0x10–0x13
Reserved
—
—
—
0x14
PC breakpoint ASID register
PBASID
—
p. 11-26
0x15
Reserved
—
—
—
0x16
Address attribute trigger register 1
AATR1
0x0000_0005
p. 11-13
0x17
Extended trigger definition register
XTDR
0x0000_0000
p. 11-24
0x18
Program counter breakpoint 1 register
PBR1
0x0000_0000
p. 11-20
0x19
Reserved
—
—
—
0x1A
Program counter breakpoint register 2
PBR2
0x0000_0000
p. 11-20
0x1B
Program counter breakpoint register 3
PBR3
0x0000_0000
p. 11-20
0x1C
Address high breakpoint register 1
ABHR1
—
p. 11-15
0x1D
Address low breakpoint register 1
ABLR1
—
p. 11-15
0x1E
Data breakpoint register 1
DBR1
—
p. 11-19
0x1F
Data breakpoint mask register 1
DBMR1
—
p. 11-19
1
CSR is write-only from the programming model. It can be read or written through the BDM port using
the RDMREG and WDMREG commands.
Table 11-6. BDM/Breakpoint Registers (Continued)
DRc[4–0]
Register Name
Abbreviation
Initial State
Page
F
Freescale Semiconductor, Inc.
n
.