Chapter 11. Debug Support
For More Information On This Product,
Go to: www.freescale.com
11-17
Programming Model
11.4.5 Configuration/Status Register (CSR)
The configuration/status register (CSR) defines the debug configuration for the processor
and memory subsystem and contains status information from the breakpoint logic. CSR is
write-only from the programming model. CSR is accessible in supervisor mode as debug
control register 0x00 using the WDEBUG instruction and through the BDM port using the
RDMREG and WDMREG commands. It can be read from and written to through the
BDM port.
Table 11-12 describes CSR fields.
31
28
27
26
25
24
23
20
19
17
16
Field
BSTAT
FOF
TRG HALT BKPT
HRL
—
BKD PCD
IPW
Reset
0000
0
0
0
0
0010
0
0
0
0
R/W
1
R
R
R
R
R
R
—
R/W
R/W
R/W
15
14
13
12
11
10
9
8
7
6
5
4
3
2
0
Field MAP TRC EMU
DDC
UHE
BTB
—
NPL
—
SSM OTE
—
Reset
0
0
0
00
0
00
0
0
0
0
0
—
R/W R/W
R/W
R/W
R/W
R/W
R/W
R
R/W
—
R/W
—
DRc[4–0]
0x00
Figure 11-9. Configuration/Status Register (CSR)
Table 11-12. CSR Field Descriptions
Bits
Name
Description
31–28
BSTAT
Breakpoint status. Provides read-only status information concerning hardware breakpoints. Also
TDR or XTDR write or by a CSR read when either a level-2 breakpoint is triggered or a level-1
breakpoint is triggered and the level-2 breakpoint is disabled.
0000 No breakpoints enabled
0001 Waiting for level-1 breakpoint
0010 Level-1 breakpoint triggered
0101 Waiting for level-2 breakpoint
0110 Level-2 breakpoint triggered
27
FOF
Fault-on-fault. If FOF is set, a catastrophic halt occurred and forced entry into BDM.
26
TRG
Hardware breakpoint trigger. If TRG is set, a hardware breakpoint halted the processor core and
forced entry into BDM. Reset and the debug
GO
command clear TRG.
25
HALT
Processor halt. If HALT is set, the processor executed a HALT and forced entry into BDM. Reset
and the debug
GO
command clear HALT.
24
BKPT
Breakpoint assert. If BKPT is set, BKPT is asserted, forcing the processor into BDM. Reset and
the debug
GO
command clear BKPT.
23–20
HRL
Hardware revision level. Indicates the level of debug module functionality. An emulator could use
this information to identify the level of functionality supported.
0000 Initial debug functionality (Revision A)
0001 Revision B
0010 Revision C
0011 Revision D
F
Freescale Semiconductor, Inc.
n
.